Yu-Ren
Yu-Ren Chen, Taichung City TW
Patent application number | Description | Published |
---|---|---|
20130026623 | Semiconductor Devices, Packaging Methods and Structures - Semiconductor devices, packaging methods and structures are disclosed. In one embodiment, a semiconductor device includes an integrated circuit die with a surface having a peripheral region and a central region. A plurality of bumps is disposed on the surface of the integrated circuit die in the peripheral region. A spacer is disposed on the surface of the integrated circuit die in the central region. | 01-31-2013 |
20140117533 | Semiconductor Devices, Methods of Manufacture Thereof, and Packaged Semiconductor Devices - Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices are disclosed. In one embodiment, a method of manufacturing a semiconductor device includes forming a plurality of contact pads over a substrate, and forming an insulating material over the plurality of contact pads and the substrate. The insulating material is patterned to form an opening over each of the plurality of contact pads, and the plurality of contact pads is cleaned. The method includes forming an under-ball metallization (UBM) structure over the plurality of contact pads and portions of the insulating material. Cleaning the plurality of contact pads recesses a top surface of each of the plurality of contact pads. | 05-01-2014 |
Yu-Ren Chen, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100060330 | POWER ON RESET GENERATING CIRCUIT AND METHOD THEREOF - The invention mainly relates to a power on reset signal generating circuit and method thereof wherein said reset signal remains as a constant being independent of rising or descending power or repeated switching. The power on reset signal circuit can be implemented by a conventional RC power on reset circuit together with a coupled N-type transistor switch to charge or discharge the capacitor inside the conventional RC power on reset circuit. | 03-11-2010 |
Yu-Ren Chen, Zhudong Township TW
Patent application number | Description | Published |
---|---|---|
20140063665 | Multiple Device Voltage Electrostatic Discharge Clamp - A multiple device voltage electrostatic discharge (ESD) clamp includes a trigger circuit, first and second inverters, and an ESD discharge path. The trigger circuit includes a resistor having a first terminal electrically connected to a first voltage supply node, and a capacitor having a first terminal electrically connected to a second voltage supply node. The first inverter has an input terminal electrically connected to second terminals of the resistor and the capacitor. The second inverter has a power terminal electrically connected to an output terminal of the first inverter. The ESD discharge path has a first end electrically connected to the first voltage supply node, and a second end electrically connected to a third voltage supply node, and includes a first transistor controlled by the first inverter, and a second transistor controlled by the second inverter. | 03-06-2014 |
20140132329 | VOLTAGE LEVEL SHIFT CIRCUIT FOR MULTIPLE VOLTAGE INTEGRATED CIRCUITS - An over-driver, voltage level shift circuit for use with multiple voltage integrated circuits. The voltage level shift circuit includes a first pair of PMOS transistors, a second pair PMOS transistors and a third pair of PMOS transistors using a high supply voltage source VDDH and a low supply voltage source to voltage level shift input signals having a first voltage operating range to an output signal having a second voltage operating range higher then the first voltage operating range. Some embodiments include a fourth set of transistors and a fifth set of transistors to receive a medium supply voltage source VDDM between the high supply voltage source VDDH and a low supply voltage source and another set of input signals operating a voltage operating range different than the first operating range. The voltage level shift circuit selectably switches between a plurality of different voltage operating ranges for the second voltage operating range. | 05-15-2014 |
20140266384 | SYSTEMS AND METHOD FOR LEVEL SHIFTERS - A level shifter system includes an inverting portion, a non-inverting portion and a cross latch output component. The inverting portion is configured to receive an inverting input, a supply voltage and to generate an intermediary inverting output. The non-inverting portion is configured to receive a non-inverting input, the supply voltage and to generate an intermediary non-inverting output. The cross latch output component is configured to drive the intermediary inverting and non-inverting outputs to inverting and non-inverting outputs, respectively. The inverting and non-inverting outputs are at selected upper and lower levels according to the inverting input and non-inverting inputs, respectively. | 09-18-2014 |
20140266387 | INPUT/OUTPUT INTERFACE - One or more systems and techniques for communicating a signal between a first chip and a second chip using one or more circuits are provided. If the signal corresponds to a first voltage, one or more voltages are provided to one or more locations and a capacitive load is charged using a pull-up driver that is connected to a power supply. If the signal corresponds to a second voltage, one or more voltages are provided to one or more locations and the capacitive load is discharged using a pull-down driver that is connected to ground. When the first chip is powered off, a fail-safe mode is provided by configuring a cross control circuit to generate a bias to control one or more transistors. | 09-18-2014 |
20150097597 | COMMON WELL BIAS DESIGN FOR A DRIVING CIRCUIT AND METHOD OF USING SAME - A driving circuit includes a common well. The driving circuit further includes a first output buffer having a bulk connected to the common well, the first output buffer having a first terminal configured to receive a first signal, and having a second terminal connected to the common well. The driving circuit further includes a second output buffer having a bulk connected to the common well, the second output buffer having a first terminal configured to receive the first signal, wherein a second terminal of the second output buffer is disconnected from the common well. | 04-09-2015 |
Yu-Ren Chen US
Patent application number | Description | Published |
---|---|---|
20110183467 | PACKAGING METHOD INVOLVING REARRANGEMENT OF DICE - A packaging method is disclosed that comprises attaching a plurality of dice, each having a plurality of bonding pads disposed on an active surface, to an adhesive layer on a substrate. A polymer material is formed over at least a portion of both the substrate and the plurality of dice and a molding apparatus is used on the substrate to force the polymer material to substantially fill around the plurality of dice. The molding apparatus is removed to expose a surface of the polymer material and a plurality of cutting streets is formed on an exposed surface of the polymer material. The substrate is removed to expose the active surface of the plurality of dice. | 07-28-2011 |
Yu-Ren Chen, Fangyuan Township TW
Patent application number | Description | Published |
---|---|---|
20140116822 | BRAKE DISK ASSEMBLY - A dual-structure brake disk assembly includes a first disk, a second disk and a hollow area located between the first and second disks. The brake disk has high strength, high efficiency for dissipating heat and lightweight. The brake disk is manufactured quickly and has high production efficiency. | 05-01-2014 |
Yu-Ren Chu, Taipei TW
Patent application number | Description | Published |
---|---|---|
20150191826 | CHEMICAL CONVERSION COATING AND METHOD OF FABRICATING THE SAME - A chemical conversion coating is provided. The chemical conversion coating is disposed on a surface of a magnesium alloy substrate. The chemical conversion coating includes a first protecting layer. The first protecting layer contains manganese, magnesium and oxygen, and a manganese content of the first protecting layer is between 10 at. % to 20 at. %. | 07-09-2015 |
Yu-Ren Ho, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20130003387 | LAMP - Disclosed is a lamp, which includes a luminous body, a power generating device, and a reflective body. The luminous body is utilized to emit light. The power generating device is utilized to generate power which is outputted through an outlet means. The reflective body, floating above the outlet means by the power, reflects the light of the luminous body to form an unexpected dynamic lighting effect. Moreover, a variation of the light can be changed by replacing the reflective body, such as a ball, or changing the strength of the power. | 01-03-2013 |
Yu-Ren Huang, Tu-Cheng TW
Patent application number | Description | Published |
---|---|---|
20120075205 | TOUCH INPUT DEVICE AND POWER SAVING METHOD THEREOF - A touch input device includes a touch screen, a scan controlling unit and a UI control unit. The UI control unit is configured for identifying one or more effective touch regions according to a user interface displayed on the touch screen, and transmitting a region identifying signal to the scan controlling unit. The scan controlling unit is configured for determining one or more scan regions corresponding to the effective touch regions according to the region identifying signal, and activating a scan over the scan regions. A power saving method for the touch input device is also provided. | 03-29-2012 |
Yu-Ren Lo, Kaohsiung TW
Patent application number | Description | Published |
---|---|---|
20090116239 | STRUCTURE OF A FASTENER WITH ILLUMINATORS - A fastener includes a main body, a light guide, and a threaded securing member. The light guide is fit over the main body. The main body with the light guide thereon is fit into a mounting hole of a mounting plate and the threaded securing member engages a threaded section of the main body, whereby a top retention portion of the main body and the threaded securing member together establish abutting engagement that securely fixes the main body to the mounting hole. A light source unit is arranged in the threaded securing member and connected to a power source. Illuminators are mounted on the light source unit may give off light that is guided by the light guide to emit through a light emission portion of the light guide. Thus, the light emission portion of the main body may serve as a lighting ring for warning or indication purposes. | 05-07-2009 |
Yu-Ren Syue, Kaohsiung City TW
Patent application number | Description | Published |
---|---|---|
20130100981 | SYSTEM AND METHOD OF DETECTING SUBLIMATION POINT - The present invention provides a system and a method of detecting a sublimation point, preferably applied to organic molecules. The system of detecting a sublimation point comprises: a heater, a capillary device, a vacuum pump, an ultraviolet light source, a photography device, a digital vacuum meter and a needle valve. The system of detecting a sublimation point is suitable for detecting the sublimation point of an organic light emitting molecule such as tris(8-hydroxyquinolinato) aluminum (Alq | 04-25-2013 |
Yu-Ren Wang, Tai-Nan City TW
Patent application number | Description | Published |
---|---|---|
20100148271 | Method for gate leakage reduction and Vt shift control and complementary metal-oxide-semiconductor device - The present invention relates to a method for gate leakage reduction and Vt shift control, in which a first ion implantation is performed on PMOS region and NMOS region of a substrate to implant fluorine ions, carbon ions, or both in the gate dielectric or the semiconductor substrate, and a second ion implantation is performed only on the NMOS region of the substrate to implant fluorine ions, carbon ions, or both in the gate dielectric or the semiconductor substrate in the NMOS region, with the PMOS region being covered by a mask layer. Thus, the doping concentrations obtained by the PMOS region and the NMOS region are different to compensate the side effect caused by the different equivalent oxide thickness and to avoid the Vt shift. | 06-17-2010 |
20120068268 | TRANSISTOR STRUCTURE AND METHOD OF FABRICATING THE SAME - A method of fabricating a transistor structure includes the step of providing a substrate having a gate thereon. Then, a first spacer is formed at two sides of the gate. After that, an LDD region is formed in the substrate at two sides of the gate. Later, a second spacer comprising a carbon-containing spacer and a sacrificing spacer is formed on the first spacer. Subsequently, a source/drain region is formed in the substrate at two sides of the gate. Finally, the sacrificing spacer is removed entirely, and part of the carbon-containing spacer is also removed. The remaining carbon-containing spacer has an L shape. The carbon-containing spacer has a first carbon concentration, and the sacrificing spacer has a second carbon concentration. The first carbon concentration is greater than the second carbon concentration. | 03-22-2012 |
Yu-Ren Yang, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20160127308 | METHOD FOR KEEPING REMOTE CONNECTION, ELECTRONIC DEVICE AND SERVER - A method for keeping remote connection, an electronic device, and a server are provided. After establishing a first network connection, the electronic device enters a power-saving state from an operation state. While operating in the power-saving state, a communication module of the electronic device continuously detects a keep-alive packet transmitted by the server via the first network connection. If an error of reception of the keep-alive packet occurs, the electronic device returns to the operation state from the power-saving state in response to a wake-up signal, so as to re-establish a second network connection between the electronic device and the server. | 05-05-2016 |