Minamoto, JP
Hiroshi Minamoto, Hiroshima-Shi JP
Patent application number | Description | Published |
---|---|---|
20120004826 | DIESEL ENGINE AND METHOD OF CONTROLLING THE DIESEL ENGINE - A diesel engine is provided, which includes an engine body to be supplied with fuel containing diesel fuel as its main component, a geometric compression ratio being set to 15:1 or below, a fuel injection valve arranged in the engine body so as to be oriented toward a cylinder of the engine body and for directly injecting the fuel into the cylinder, and a control module for controlling a mode of injecting the fuel into the cylinder through the fuel injection valve. The control module performs a main injection where the fuel is injected to cause a main combustion mainly including a diffusion combustion and performs a plurality of pre-stage injections where the fuel is injected prior to the main injection to cause a pre-stage combustion prior to the main combustion. The control module controls the injection mode of the injections to adjust a heat release rate. | 01-05-2012 |
20130073186 | DIESEL ENGINE FOR AUTOMOBILE, CONTROL DEVICE AND CONTROL METHOD - A geometric compression ratio in an engine main body | 03-21-2013 |
Junichi Minamoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090207911 | PICTURE PROCESSING APPARATUS, PICTURE PROCESSING METHOD, PICTURE PROCESSING METHOD PROGRAM AND PICTURE PROCESSING METHOD PROGRAM RECORDING MEDIUM - Disclosed herein is a picture processing apparatus for carrying out decoding processing to produce picture data from a bit stream generated previously in processing performed typically by a coding apparatus to code the picture data by selection of setting of picture types from a frame structure of the picture data and from a field structure of the picture data and by execution of an orthogonal transform process for each orthogonal transform process unit of the picture data on a prediction error, which is a difference between a predicted value generated for each predicted-value generation unit of the picture data and the true value of the picture data. | 08-20-2009 |
20100329357 | DECODING APPARATUS, DECODING CONTROL APPARATUS, DECODING METHOD, AND PROGRAM - A decoding apparatus is disclosed which includes: a decoding information acquisition block acquiring decoding information necessary for decoding in units of a macro block from coded data; a decoding block decoding the coded data into decoded data based on the decoding information; a quantization noise filter block performing a noise reduction process on the decoded data for reducing a predetermined quantization noise per macro block; a quantization noise occurrence indicator generation block generating, based on the decoding information, a noise occurrence indicator indicative of the predetermined quantization noise in a manner reflecting a coded state of each of the blocks constituting the macro block; and a parameter setting block setting parameters for the quantization noise filter block based on the noise occurrence indicator. | 12-30-2010 |
20140211094 | IMAGE TRANSMITTING CIRCUIT, IMAGE RECEIVING CIRCUIT, COMMUNICATION SYSTEM, AND METHOD OF TRANSMITTING IMAGE - An image transmitting circuit includes: an image supply section configured to supply respective pixels arranged in a predetermined direction in an original image configured of pixels arranged two-dimensionally in a matrix; an image mapping section configured to map respective dividing number of the pixels onto different images and thereby to generate divided images every time the dividing number of pixels are supplied to the image mapping section, the dividing number being a number into which the original image is divided; and transmitting sections of the dividing number or more each corresponding to one of a plurality of communication channels and configured to transmit one of the divided images via the corresponding communication channel. | 07-31-2014 |
Koki Minamoto, Fukuoka JP
Patent application number | Description | Published |
---|---|---|
20090120155 | Shaping Tool and Methods of Using the Same - Disclosed are a shaping tool and a method of using the shaping tool, capable of applying a sufficient compressive stress to a shaping member to prevent an excessively high tensile stress from being imposed on the shaping member so as to achieve an extended usable life even if the shaping member is made of a hard and brittle material. The shaping tool comprises a shaping member, a pressure-applying member surroundingly fitted onto the shaping member, a collet chuck surroundingly fitted onto the pressure-applying member, and a casing surroundingly fitted onto the collet chuck. The pressure-applying member has a plurality of outer peripheral slits and a plurality of inner peripheral slits, which are circumferentially arranged in alternate relation and at even intervals. The collet chuck has an externally-threaded portion at an upper or lower end thereof, and a taper surface formed in an outer peripheral surface thereof to have a diameter which gradually decreases toward the externally-threaded portion. The casing has an inner peripheral surface formed as a taper surface in surface contact with the taper surface. The collet chuck is adapted to be reduced in diameter by fastening a nut disposed above or below the casing to the externally-threaded portion, so as to apply a compressive stress to the shaping member. | 05-14-2009 |
Maki Minamoto, Shinagamwa-Ku JP
Patent application number | Description | Published |
---|---|---|
20100056011 | EXTERNAL-ELECTRODE DISCHARGE LAMP WITH NO LIGHT LEAKAGE FROM EXTERNAL ELECTRODE PORTION - An external-electrode discharge lamp has a light-permeable, electrically insulative outer casing having a closed hollow space defined therein. A discharge medium is sealed in the outer casing. An external electrode is disposed on an outer surface of the outer casing for causing a dielectric barrier discharge in the discharge medium. The external electrode comprises a plate of an electrically conductive material and is brazed to the outer surface of the outer casing by a brazing material disposed fully circumferentially on the outer surface of the outer casing. | 03-04-2010 |
Maki Minamoto, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20090051262 | FLUORESCENT SUBSTANCE AND LIGHT EMITTING DEVICE USING THE SAME - A fluorescent substance capable of remarkably increasing the luminous intensity of a I-III-VI | 02-26-2009 |
Masaaki Minamoto, Shunan-Shi JP
Patent application number | Description | Published |
---|---|---|
20080274540 | BLOOD TESTING BOTTOMED TUBE, STOPPER FOR BLOOD TESTING BOTTOMED TUBE AND BLOOD TESTING CONTAINER - The present invention relates to a blood testing bottomed tube, which comprises a tubular member having an open one end and closed another end, and a coating layer formed on at least a part to be contacted with blood on said tubular member, said coating layer being made of a polyoxyalkylene alkyl ether or a polyoxyalkylene glycol ether, the present invention also relates to a stopper for a blood testing bottom tube and a blood testing container. | 11-06-2008 |
Masaaki Minamoto, Yamaguchi JP
Patent application number | Description | Published |
---|---|---|
20080274532 | Blood Coagulation Accelerator and Container for Blood Examination - The present invention provides a blood coagulation accelerator excellent under severe conditions at ordinary or higher temperatures and capable of exhibiting high blood coagulation performance stably over a long period of time, as well as a container for blood examination wherein the blood coagulation accelerator is accommodated. Disclosed is a blood coagulation accelerator comprising an enzyme capable of hydrolyzing in a peptide chain a bond between arginine and an arbitrary amino acid residue and/or a bond between lysine and an arbitrary amino acid residue, an inactivated enzyme product comprising the above-mentioned enzyme inactivated by radiation irradiation, and β-alanine. | 11-06-2008 |
Norimasa Minamoto, Hitachinaka JP
Patent application number | Description | Published |
---|---|---|
20110303599 | LIQUID CHROMATOGRAPH, LIQUID CHROMATOGRAPH COLUMN AND FILTER FOR LIQUID CHROMATOGRAPH COLUMN - In a liquid chromatograph, the disulfide adsorption of iron atoms in a filter for a column is avoided and thus peak tailing in a chromatogram is prevented to thereby prevent a lowering in the sample recovery rate. A liquid chromatograph column comprising a hollow tubular column body, a bead-shaped packing material which is packed in the hollow part of the column body, a filter provided with a mesh which has a mesh size smaller than the particle diameter of the packing material, and a cap which presses the filter against the packing material to thereby enclose the packing material within the column body, characterized in that the main component of the filter is nickel or hastelloy. | 12-15-2011 |
20130145828 | COLUMN PACKING FOR LIQUID CHROMATOGRAPHY, SEPARATION COLUMN, AND LIQUID CHROMATOGRAPHY DEVICE - To provide a column packing, a separation column, an analysis device, and an analysis method to reduce the analysis time without deteriorating the separation of multi-component amino acids. Disclosed are a column packing comprising a core portion made of a styrene-di-vinylbenzene copolymer having a cross-linkage degree of 50% or more and a shell portion made of a styrene-di-vinylbenzene copolymer having a cross-linkage degree of 20% or less; a separation column using the column packing; and a high-speed liquid chromatography analysis device and a analysis method using the separation column. | 06-13-2013 |
Takatoshi Minamoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20100195391 | SEMICONDUCTOR MEMORY DEVICE WITH MEMORY CELLS EACH INCLUDING A CHARGE ACCUMULATION LAYER AND A CONTROL GATE - A semiconductor memory device includes a memory cell unit, word lines, a driver circuit, and first transistors. The word lines are connected to the control gates of 0-th to N-th memory cells. The (N+1) number of first transistors transfer the voltage to the word lines respectively. Above one of the first transistors which transfers the voltage to an i-th (i is a natural number in the range of 0 to N) word line, M (M08-05-2010 | |
20120182813 | POWER SUPPLY CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE INCLUDING THE POWER SUPPLY CIRCUIT - According to one embodiment, a power supply circuit, which generates a power supply voltage which is applied to a memory cell array including a plurality of memory cells disposed at intersections between a plurality of word lines and a plurality of bit lines, comprises a first boost circuit configured to boost an input voltage, a first voltage step-down circuit having an input connected to an output of the first boost circuit, and a voltage control circuit configured to control the first boost circuit and the first voltage step-down circuit. The voltage control circuit is configured to generate, not via the first voltage step-down circuit, a voltage which is boosted by the first boost circuit, when a first voltage is transferred to a non-selected memory cell. | 07-19-2012 |
20120275226 | NONVOLATILE SEMICONDUCTOR MEMORY DEVICE CAPABLE OF REDUCING POWER CONSUMPTION - According to one embodiment, a nonvolatile semiconductor memory device includes an electrically rewritable nonvolatile memory, a grounding pad, a first power supply pad, a second power supply pad, a voltage reduction circuit, and a first pump circuit. A first power supply is supplied to the first power supply pad. A second power supply, a voltage of which is higher than that of the first power supply is supplied to the second power supply pad. The voltage reduction circuit reduces the second power supply, generates a first voltage lower than that of the second power supply, and supplies the first voltage to the nonvolatile memory. The first pump circuit generates a voltage higher than that of the second power supply on the basis of the first power supply, and supplies the second voltage to the nonvolatile memory. | 11-01-2012 |
20120306570 | SEMICONDUCTOR INTEGRATED CIRCUIT - A semiconductor integrated circuit according to an embodiment includes a transfer transistor including a first gate electrode, the first gate electrode and a diffusion layer being diode-connected with a first wiring, and a clock signal line to which a clock signal is supplied, at least a portion of a first partial clock signal line, which is a portion of the clock signal line, being formed above the first gate electrode. | 12-06-2012 |
20140085977 | SEMICONDUCTOR MEMORY DEVICE WITH MEMORY CELLS EACH INCLUDING A CHARGE ACCUMULATION LAYER AND A CONTROL GATE - A semiconductor memory device includes a memory cell unit, word lines, a driver circuit, and first transistors. The word lines are connected to the control gates of 0-th to N-th memory cells. The (N+1) number of first transistors transfer the voltage to the word lines respectively. Above one of the first transistors which transfers the voltage to an i-th (i is a natural number in the range of 0 to N) word line, M (M03-27-2014 | |
Toshinari Minamoto, Ishikawa JP
Patent application number | Description | Published |
---|---|---|
20100105745 | Suppression of cancer and method for evaluating anticancer agent based on the effect of inhibiting gsk3 beta - It is intended to provide a novel means of treating and diagnosing cancer by clarifying the participation of glycogen synthase kinase 3β (GSK3β) in the survival and proliferation of cancer mils. Namely, a method of suppressing the survival and proliferation of cancer cells by inhibiting the expression of GSK3β or the activity of the above-described enzyme having been activated by the phosphorylation at the 216th tyrosine residue thereof; and a method of developing a novel anticancer agent and a method of evaluating an anticancer agent based on the inhibitory effect as described above. | 04-29-2010 |
Yoshihiro Minamoto, Fukuoka-Shi JP
Patent application number | Description | Published |
---|---|---|
20080235543 | CONVERSION DEVICE, CONVERSION METHOD, PROGRAM, AND RECORDING MEDIUM - Provided are a conversion device and others for converting a test vector set so as to reduce a logic value difference generated before and after scan capture in outputs of scan cells included in a full scan sequential circuit. A conversion device | 09-25-2008 |
20090019327 | GENERATING DEVICE, GENERATING METHOD, PROGRAM AND RECORDING MEDIUM - A generation apparatus and the like for generating a test vector set capable of reducing differences in a logic value generated before and after a scan capture for outputs from scan cells included in a full-scan sequential circuit are provided. A generation apparatus | 01-15-2009 |
Yoshihiro Minamoto, Fukuoka JP
Patent application number | Description | Published |
---|---|---|
20090113261 | CONVERSION DEVICE, CONVERSION METHOD, PROGRAM, AND RECORDING MEDIUM - Provided are a conversion device and the like for converting a initial test pattern given in advance into a test pattern of a bit constitution of different logic values, without losing the fault coverage of transition delay fault which can be detected by the constitution element of the initial test pattern. The conversion device converts an initial test pattern | 04-30-2009 |
20090319842 | GENERATING DEVICE, GENERATING METHOD, PROGRAM AND RECORDING MEDIUM - Provided are a generation device and the like for generating a test vector which can reduce capture power efficiently. The generation device | 12-24-2009 |
20100064191 | DIAGNOSTIC DEVICE, DIAGNOSTIC METHOD, PROGRAM, AND RECORDING MEDIUM - Provided are a diagnostic device and the like providing a favorable diagnosis result by further improving the diagnosis resolution. A diagnostic device | 03-11-2010 |