Yu-Hui
Yu-Hui Chen, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20150026501 | PORTABLE ELECTRONIC APPARATUS AND POWER MANAGEMENT METHOD - A portable electronic apparatus and a power management method are disclosed. The portable electronic apparatus comprises a processor and an embedded controller (EC). The EC determines whether the processor starts a throttling mechanism according to a current power consumption, a proportional term, a last power consumption, a lower bound, a delta power and a derivative term. The EC determines whether the processor cancels the throttling mechanism according to the current power consumption, the lower bound, a count that the power consumption is lower than the lower bound, and an integral term. | 01-22-2015 |
Yu-Hui Chen, Tao Yuan Shien TW
Patent application number | Description | Published |
---|---|---|
20110302453 | DEBUG METHOD FOR COMPUTER SYSTEM - A debug method for computer system is disclosed. The method includes the following steps. Firstly, a first index is increased. Next, a first debug data to a j | 12-08-2011 |
20140042826 | POWER ADAPTOR SYSTEM - A power adaptor system including a system side and a power adaptor side is provided. The system side includes a first connector, a system circuit, a storage capacitor, and a first microcontroller. The storage capacitor is charged by an initial voltage received via the first connector. The first microcontroller outputs a system side setting after the storage capacitor is completely charged. The power adaptor side includes a second connector, a power adaptor circuit, and a second microcontroller. The second connector is for electrically connecting to the first connector. The second microcontroller receives the system side setting via the second connector, and controls the power adaptor circuit to output an operating voltage required by the system circuit according to the system side setting. | 02-13-2014 |
20140218860 | FAN CONTROLLING METHOD AND NOTEBOOK THEREOF - The fan controlling method comprises following steps: Firstly, a current rotation speed of a fan is obtained. Next, whether the current rotation speed is not greater than an expected rotation speed corresponding to the first type is determined. Then, whether a rotation speed variance between the current rotation speed and the expected rotation speed is not greater than a reasonable variance is determined when the current rotation speed is not greater than the expected rotation speed. Then, a determination that the fan belongs to the first type is made when the rotation speed variance is not greater than the reasonable variance, and a determination that the fan belongs to the second type is made when the rotation speed variance is greater than the reasonable variance, wherein the second type is different from the first type. | 08-07-2014 |
20140316577 | APPARATUS AND METHOD FOR CONTROLLING FAN - An apparatus and a method for controlling a fan are disclosed. The apparatus comprises a subtractor, a decision unit, and an adjustment unit. The subtractor calculates a rotational speed difference between a current rotational speed and a target rotational speed. The decision unit decides an adjust factor according to the rotational speed difference. The adjustment unit changes a rotational speed control signal from a first control signal to a second control signal according to the adjust factor. | 10-23-2014 |
20140380073 | COMPUTER SYSTEM AND POWER MANAGEMENT METHOD THEREOF - A power management method for a computer system is provided. The power management method includes: obtaining a system power consumption; determining whether the system power consumption is greater than a first safe operating point; when the system power consumption is greater than the first safe operating point, controlling a CPU and a graphics processing unit (GPU) to activate a frequency reduction mechanism according to a first adjustment sequence; when the system power consumption is not greater than the first safe operating point, determining whether the system power consumption is smaller than a second safe operating point; and when the system power consumption is smaller than the second safe operating point, controlling the CPU and the GPU to deactivate the frequency reduction mechanism according to a second adjustment sequence. The second adjustment sequence is reverse to the first adjustment sequence. | 12-25-2014 |
20150293569 | COMPUTER SYSTEM AND POWER MANAGEMENT METHOD THEREOF - A computer system and a power management method thereof are disclosed. The computer system comprises a smart charger and an embedded controller (EC). The smart charger has a voltage turbo boost (VTB) function. The EC enables or disables the VTB function to protect a battery from damage according to a current remaining capacity and a battery decline ratio of the battery. | 10-15-2015 |
Yu-Hui Chou, Taichung County TW
Patent application number | Description | Published |
---|---|---|
20090195720 | THIN FILM TRANSISTOR ARRAY SUBSTRATE - A thin film transistor (TFT) array substrate including a substrate, a plurality of scan lines disposed on the substrate, a plurality of data lines disposed on the substrate, and a plurality of pixels arranged in array on the substrate is provided. Each scan line is connected to a row of pixels. Each pixel includes a TFT and a pixel electrode, wherein the pixel electrode is connected to one of the scan lines and one of the data lines through the TFT. In the same column of pixels, the TFTs are connected to two adjacent data lines alternatively and aligned in the column direction. At least one of the pixels further includes a capacitance compensating line. In the pixel having the capacitance compensating line, the TFT is connected to one of the adjacent two data lines, and the capacitance compensating line is connected to the other one. | 08-06-2009 |
Yu-Hui Chou, Hsin-Chu City TW
Patent application number | Description | Published |
---|---|---|
20080224986 | COLOR SEQUENTIAL DISPLAY HAVING BACKLIGHT TIMING DELAY CONTROL UNIT AND METHOD THEREOF - A color sequential display having backlight timing delay control unit and method thereof are described. The color sequential display includes a liquid crystal panel, a backlight source, a driving circuit, and a backlight delay control unit. The driving circuit generates a pixel voltage to drive the liquid crystal panel. The backlight delay control unit controls to delay the time of the turn-off status of the backlight source and thus adjusts the time of the turn-off between an end point of the second time interval of the at least one first sub-frame and an end point of the first time interval of the at least one second sub-frame. | 09-18-2008 |
Yu-Hui Huang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20100190009 | ABRASION-RESISTANT ANTISEPTIC TOUCH PANEL AND FABRICATING METHOD THEREOF - An abrasion-resistant antiseptic touch panel and a fabricating method thereof aim to form an antiseptic layer on the touch panel that contains a nano-antiseptic material in a polymer formed according to a Formula (I) as follow: | 07-29-2010 |
Yu-Hui Huang, Yangmei Town TW
Patent application number | Description | Published |
---|---|---|
20120295118 | ANTIBACTERIAL TOUCH PANEL AND PRODUCTION PROCESS THEREOF - The present invention relates to an antibacterial touch panel and the production process thereof. The said antibacterial touch panel comprises an anti-fog and antibacterial layer and a substrate of the touch panel. The said anti-fog and antibacterial layer is applied to the surface of the substrate of the touch panel and photocatalytically reacts with ultraviolet light or any visible light. Finally, an antibacterial touch panel with the anti-fog and antibacterial properties is formed. | 11-22-2012 |
Yu-Hui Lee, Nantou TW
Patent application number | Description | Published |
---|---|---|
20090219632 | LENS MODULE AND A METHOD FOR FABRICATING THE SAME - A lens module and a method for fabricating the same are disclosed. The module comprises a substrate and a lens structure. The substrate comprises a through-hole therein. The lens structure is embedded in the through-hole. | 09-03-2009 |
Yu-Hui Liu, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20130323360 | PROBIOTICS-CONTAINING SOYBEAN OLIGOSACCHARIDE PRODUCT AND PREPARATION THEREOF - Provided is a soybean oligosaccharide product containing acidic soluble saccharides of soybean and probiotics, which at least include fructose, glucose, sucrose, raffinose, and stachyose, with a percentage of the combined weight of raffinose and stachyose being at least 46%, a weight percentage of fructose being not greater than 8.5%, and a weight percentage of glucose being not greater than 1.0%, based on the total weight of fructose, glucose, sucrose, raffinose, and stachyose. The soybean oligosaccharide product is prepared by extracting a soybean raw material with water under a pH of 3-6 and at a temperature of 50-70° C. to obtain an extract containing acidic soluble saccharides of soybean, and inoculating and fermenting the extract with probiotics that are able to decompose monosaccharides and disaccharides, but substantially not able to decompose trisaccharides or tetrasaccharides. | 12-05-2013 |
Yu-Hui Liu, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20090239809 | Process For Preparing Peptide Products For Promoting Cholecystokinin Secretion And Use Of The Peptide Products - A process for producing a peptide product having cholecystokinin secretion promoting effect, said process comprising hydrolyzing soybean residues with one or more proteases so that the peptide product having cholecystokinin secretion promoting effect is obtained. Also disclosed is the composition containing the peptide product and the use thereof. | 09-24-2009 |
20120270813 | Process for Preparing Peptide Products for Promoting Cholecystokinin Secretion and Use of the Peptide Products - A process for producing a peptide product having cholecystokinin secretion promoting effect, said process comprising hydrolyzing soybean residues with one or more proteases so that the peptide product having cholecystokinin secretion promoting effect is obtained. Also disclosed is the composition containing the peptide product and the use thereof. | 10-25-2012 |
20140066361 | PEPTIDES AND USE THEREOF IN THE INHIBITION OF ANGIOTENSIN CONVERTING ENZYME - Peptides useful as angiotensin converting enzyme inhibitors are provided. Also provided are compositions comprising one or more of the peptides and methods for preventing, treating and/or diminishing one or more syndromes associated with angiotensin converting enzyme by using the peptides. | 03-06-2014 |
Yu-Hui Sung, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110032007 | Buffer-driving circuit capable of increasing responding speed and prolonging lifespan, buffer, and method thereof - A method for increasing responding speed and lifespan of a buffer includes detecting an edge of an input signal of the buffer, triggering a pulse signal with a predetermined period according to the detected edge, and driving the buffer for generating an output signal according to the pulse signal and the input signal. | 02-10-2011 |
20110037503 | Buffer-driving circuit capable of increasing responding speed and prolonging lifespan, buffer, and method thereof - A method for increasing responding speed and lifespan of a buffer includes detecting an edge of an input signal of the buffer, triggering a pulse signal with a predetermined period according to the detected edge, and driving the buffer for generating an output signal according to the pulse signal and the input signal. | 02-17-2011 |
20140043922 | METHOD OF PROVIDING WRITE RECOVERY PROTECTION IN PSRAM AND RELATED DEVICE - A method of operating a PSRAM includes selecting a bit on a word line of the PSRAM, keeping the word line on for a first predetermined duration after selecting the bit, writing a data into the bit in response to a write command, and keeping the word line on for a second predetermined duration after the write command ends. | 02-13-2014 |
Yu-Hui Tsai, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20110262403 | Method of accelerating osteogenic differentiation and composition thereof - The invention discloses a method of accelerating osteogenic differentiation and a composition thereof. The method comprises a step of adding type II collagen into stem/progenitor cells or osteoblasts to accelerate the osteogenic differentiation of the added cells, and the composition comprises type II collagen, and stem/progenitor cells or osteoblasts. Type II collagen can accelerate osteogenesis of mesenchymal stem cells (MSCs) much faster than does type I collagen. The said composition is effective to facilitate bone repair upon introduction of the composition into various osseous defects. | 10-27-2011 |
20110262486 | Bone implant and manufacturing method thereof - The invention discloses a bone implant and a manufacturing method thereof. The manufacturing method of the bone implant comprises a step of coating or mixing type II collagen with at least one porous bone material comprising metals, bio-ceramics, natural biopolymers and synthetic polymers. Another manufacturing method of the bone implant comprises the steps of loading type II collagen with or without at least one porous bone material in a container, and lyophilizing the type II collagen to generate a type II collagen sponge construct with or without the porous bone material as the bone material. The manufactured bone implants are effective, with or without loading cells having differentiation tendency towards osteogenesis, to facilitate bone repair upon introduction of the bone implant into various osseous defects. | 10-27-2011 |
Yu-Hui Tsai, Chiayi County TW
Patent application number | Description | Published |
---|---|---|
20100022753 | METHOD FOR MODIFYING THIOL GROUP - A method for modifying a thiol group is provided. The method includes: providing a first material containing at least one sulfhydryl group; providing a second material containing at least one thiourea group; and reacting the first material with the second material in the presence of copper (II) ions to quickly form a disulfide bond between the sulfhydryl group and the thiourea group, wherein the disulfide bond can be easily reduced. | 01-28-2010 |
Yu-Hui Tsai, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20100190189 | METHODS FOR DETECTING BIOMOLECULES IN A SAMPLE - The invention develops a high-throughput screening method based on charcoal-sorbent peptide binding assay (CPBA) which does not need a solid phase and can simultaneously detect plural target biomolecules in a sample. The method of the invention can achieve high-throughput screening of biomolecules (such as antibodies and antigens) with a molecular weight of more than 10 KD. | 07-29-2010 |
20130030045 | METHOD OF PREVENTING AND TREATING OSTEOPOROSIS - The invention discloses a method of preventing and treating osteoporosis. The method comprises a step of enhancing osteoblast differentiation and inhibiting osteoclast differentiation by administering a pharmaceutically effective amount of a composition comprising 6-hydroxy flavone compound or 7-methoxy flavone compound, or at least one pharmaceutically acceptable salt thereof to a subject. | 01-31-2013 |
Yu-Hui Wang, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20110050715 | METHOD OF REMAPPING MEMORY - A method of remapping memory, which is suitable for a server without a video graphics array (VGA), is provided. In the invention, a video memory buffer block is set in a system memory. First, a power on self test (POST) is executed for initializing the system memory. Next, a remap function is enabled. Then, a base address and a size of the video memory buffer block are set into a remap register of a chipset. Finally, the video memory buffer block is remapped into a memory address space originally mapped with a system management mode block according to the remap register. | 03-03-2011 |
20110083071 | METHOD FOR DISPLAYING STRING OF BASIC INPUT OUTPUT SYSTEM - A method for displaying strings of basic input output system (BIOS) is provided. In the present invention, a BIOS storage unit includes a first globally unique identifier (GUID), a default string area, and an overriding string area with a second GUID. The first GUID and the second GUID are read from the BIOS storage unit to determine whether the second GUID is equal to the first GUID under executing the BIOS. The overriding string data read from the overriding string area is displayed, if the second GUID is equal to the first GUID. Oppositely, the default string data read from the default string area is displayed, if the second GUID is not equal to the first GUID. | 04-07-2011 |
20110093675 | METHOD FOR PROTECTING REDUNDANT DATA - A method for protecting redundant data is provided. In the present invention, when a working data area and a redundant data area are not destroyed, whether global unique identifiers (GUIDs) of both the working data area and the redundant data area are the same is determined when a power on self test (POST) is executed. If the GUIDs are different, the data of the working data area is synchronized to the redundant data area. Next, the working data area and the redundant data area are set to share the same memory address space. One of the working data area and the redundant data area is selected for mapping to the memory address space in case that an operating system is executed. | 04-21-2011 |
20120117445 | DATA PROTECTION METHOD FOR DAMAGED MEMORY CELLS - A data protection method for damaged memory cells is provided. A power-on self-test (POST) is executed, and an initial backup memory is reserved in a memory. An operating system (OS) is executed, and data is loaded from a kernel region of the OS in the memory into a mirror region, so that when a processor accesses the data in the kernel region, it also accesses the data in the mirror region. An uncorrectable error (UE) is detected to determine a damaged page, and a backup page is selected from the initial backup memory or dynamically obtained from the OS to back up data in the damaged page. A mapping address of the damaged page and backup page are recorded into a page mapping table in a memory controller. Accordingly, when the OS accesses the damaged page, the memory controller accesses the backup page instead according to the page mapping table. | 05-10-2012 |
20120124265 | METHOD FOR EXECUTING SYSTEM MANAGEMENT INTERRUPT - A method for executing a system management interrupt (SMI) is provided. When a power on self test (POST) is executed, a first identifier is generated and stored into a system management mode block of a memory. During a process for starting an operating system (OS), the first identifier is read from the system management mode block as a second identifier, and the second identifier is stored into an OS block of the memory. When the OS wants to use a system management interrupt, the first identifier and the second identifier are respectively read from the system management mode block and the OS block. Afterwards, it is determined whether the first identifier and the second identifier are the same. If the first identifier and the second identifier are the same, the SMI is executed. | 05-17-2012 |
20120124323 | METHOD FOR SETTING MEMORY ADDRESS SPACE - A method for setting a memory address space is provided. A memory access frequency of an application program is obtained under execution of an operating system (OS). And a mapping of a memory region is decided according to the memory access frequency. Next, an interrupt signal is used for executing an interrupt handler routine. The mapping of the memory region is set under execution the interrupt handler routine. And the application program is loaded into the memory region for executing in the OS. | 05-17-2012 |
20140122753 | Electronic Device, Management Method Thereof, and Rack Serving System - An electronic device, a management method thereof, and a rack serving system are presented. A management interface packet is transferred to a second connection port of a storage interface through a first connection port of a baseboard management controller (BMC). Also, a hard disk drive (HDD) controller of the storage interface converts the management interface packet into an internal control command that conforms to the storage interface, so as to read the system environment information according to the internal control command. Additionally, the HDD controller encapsulates the system environment information into a response packet, and transfers the response packet to the first connection port of the BMC through the second connection port. | 05-01-2014 |
20140122910 | RACK SERVER SYSTEM AND OPERATION METHOD THEREOF - An operation method of a rack server system includes receiving power information for each of a plurality of nodes, calculating a maximum power consumption value of the rack server system and a total power consumption value of the nodes upon the power information, determining whether a ratio value between the maximum power consumption value and the total power consumption value exceeds a predetermined ratio value and adjusting operation statuses of the nodes, for making the rack server system enter a power saving mode when the ratio value does not exceed the predetermined ratio value. Further, a rack server system includes multiple nodes and a rack management controller. The nodes include a power supply, a base board management controller coupled to the power supply and a connection interface coupled to the baseboard management controller. The rack management controller is coupled to the baseboard management controller through the connection interfaces. | 05-01-2014 |
Yu-Hui Wang, Taipei TW
Patent application number | Description | Published |
---|---|---|
20110113227 | ELECTRONIC EQUIPMENT AND BOOT METHOD, STORAGE MEDIUM THEREOF - An electronic equipment is provided, which includes a plurality of boot devices and a basic input/output system (BIOS). The BIOS is electrically coupled to the boot devices and used for recording driving parameters of the boot devices and a driving sequence of the driving parameters. The BIOS drives the boot devices by using the driving parameters according to the driving sequence, so as to perform a system booting operation of the electronic equipment. When any one of the boot devices accomplishes the system booting operation, the BIOS adjusts a driving parameter corresponding to the boot device as a first order of the driving sequence, so that the boot device becomes a first selected system booting device. Furthermore, a boot method for an electronic equipment and a storage medium thereof are provided. | 05-12-2011 |
Yu-Hui Wu, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20140126955 | SOLDER JOINT WITH A MULTILAYER INTERMETALLIC COMPOUND STRUCTURE - A solder joint with a multilayer IMC structure is provided. The solder joint includes a Cu pad, a Sn-based solder, a first, a second, and a third IMC layer. The Cu pad is disposed opposite to the Sn-based solder. The first IMC layer is disposed between the Cu pad and the Sn-based solder. The first IMC layer is a Cu | 05-08-2014 |
Yu-Hui Wu, Kaohsiung City TW
Patent application number | Description | Published |
---|---|---|
20150027756 | CIRCUIT BOARD STRUCTURE FOR HIGH FREQUENCY SIGNALS - A circuit board structure for high frequency signals includes a substrate and an electrical conductive circuit layer formed on the substrate. The conductive circuit layer includes circuit patterns and connection pads. The circuit pattern includes a base part with a shape of a rectangular block and a circular top part with a hemispherical shape provided on the base part. The circular top part can be modified by a circular bottom part embedded in the dielectric plastic film. Alternatively, a double layer structure with the circular top and bottom parts is formed such that the surface of the circuit pattern is provided with hemispheres to strengthen the reflection, thereby overcoming the problem of signal concentration due to the rectangular structure or the issue of signal attenuation due to surface roughness. | 01-29-2015 |
20150041183 | CHIP BOARD PACKAGE STRUCTURE - A chip board package structure includes a circuit board part, a chip board part and a solder used to solder the circuit board part and the chip board part. A chip on the chip board part is connected to an electrical circuit by wiring or soldering. A surface treatment metal layer includes at least nickel, palladium and gold formed on part of the surface of the circuit layer on the chip board. A copper-tin intermetallic compound is formed on joints of the second solder and the surface treatment metal layer, and the other part of the circuit layer is directly connected to the solder to form the copper-tin intermetallic compound. In addition to the lower package cost, with the shape feature of the copper-tin intermetallic compound, it is possible to increase the contact area with the solder, thereby improving the reliability of the soldering process and the yield. | 02-12-2015 |
Yu-Hui Yeh, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20130291010 | METHOD OF INSERTING VIDEO ADVERTISEMENT IN WEB PAGE - A method of inserting video advertisement in a web page is provided, including steps of: sending a web page browsing signal via a client to a web page server, thereby allowing the web page server to provide web page information to the client; sending an advertisement connection signal via the client to an advertisement server when the client receives the web page information; searching corresponding video advertisement information via the advertisement server according to a relation condition of the web page information; and sending an advertisement generating signal to the client via the advertisement server for inserting and displaying the video advertisement information in the web page information. | 10-31-2013 |
Yu-Hui Zhang, Jhonghe City TW
Patent application number | Description | Published |
---|---|---|
20150364845 | PLUG CONNECTOR, RECEPTACLE CONNECTOR AND ELECTRICAL CONNECTOR ASSEMBLY - A connector assembly includes a plug connector and a receptacle. The plug connector includes a plug housing and a number of plug contacts retained in the plug housing. The plug housing has a mating portion with a mating surface. The receptacle connector includes a receptacle housing and a plurality of receptacle contacts retained in the receptacle housing. The receptacle housing defines a receiving space opening forwardly and a jointing surface at an inner side of the receiving space. Besides, the connector assembly further includes a waterproof plate sandwiched between the mating surface and the jointing surface as the plug connector mating with the receptacle connector. | 12-17-2015 |