Perrott
Brent Perrott, Sumner, IL US
Patent application number | Description | Published |
---|---|---|
20120196556 | Fire alarm text response system - A computer software and hardware system for fire stations is described which provides communications utilizing SMS (Short Message Service) cellular phone text messaging automatically notifying firemen or other personnel of an emergency page when their dispatch pages them via radio dispatch or by other means. Responses from this SMS text message are replied to via SMS text messaging with a code letter and their response is displayed on a screen at their station so other responding firemen know if, who, and where other firemen are responding. Users can also opt to automatically receive on their cell phones an MMS (Multimedia Message Service) message containing a multimedia sound recording of the actual emergency dispatch voice page. | 08-02-2012 |
Chad Allen Perrott, Woodstock, IL US
Patent application number | Description | Published |
---|---|---|
20100018010 | CLASP - One exemplary embodiment can be a clasp for securing a man-way cover in a vessel. The clasp can include a hinged member. Generally, the hinged member has a first position for securing the man-way cover and a second position for unsecuring the man-way cover. | 01-28-2010 |
20100018012 | CLAMP - One exemplary embodiment can be a clamp for securing a tray in a vessel. The clamp may include a jaw. Generally, the jaw has a first offset position with the tray unsecured, and a second aligned position with the tray secured in the vessel. | 01-28-2010 |
20100019509 | FASTENER - One exemplary embodiment can be a fastener. The fastener can include a body. Generally, the body, in turn, includes a first end, a second end, and a protrusion. Usually, each end is adapted to engage a respective catch, where the at least a portion of the ends are generally aligned in a first plane, and at least a portion of the protrusion is not aligned with the first plane for engaging yet another catch. | 01-28-2010 |
Michael H. Perrott, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20110050301 | Phase Locked Loop Circuitry Having Switched Resistor Loop Filter Circuitry, and Methods of Operating Same - Phase-locked loop circuitry to generate an output signal, the phase-locked loop circuitry comprising oscillator circuitry, switched resistor loop filter, coupled to the input of the oscillator circuitry (which, in one embodiment, includes a voltage-controlled oscillator), including a switched resistor network including at least one resistor and at least one capacitor, wherein an effective resistance of the switched resistor network is responsive to and increases as a function of one or more pulsing properties of a control signal (wherein pulse width and frequency (or period) are pulsing properties of the control signal), phase detector circuitry, having an output which is coupled to the switched resistor loop filter, to generate the control signal (which may be periodic or non-periodic). The phase-locked loop circuitry may also include frequency detection circuitry to provide a lock condition of the phase-locked loop circuitry. The frequency detection circuitry includes (i) circuitry to generate a signal which is representative of the frequency of the output signal of the phase-locked loop circuitry, (ii) comparison circuitry to compare the signal which is representative of the frequency of the output signal of the phase-locked loop circuitry to a reference input to the phase-locked loop circuitry, and (iii) a switched capacitor network including at least one capacitor. | 03-03-2011 |
Michael H. Perrott, Abu Dhabi AE
Patent application number | Description | Published |
---|---|---|
20130069729 | Phase Locked Loop Circuitry Having Switched Resistor Loop Filter Circuitry, and Methods of Operating Same - Phase-locked loop circuitry to generate an output signal, the phase-locked loop circuitry comprising oscillator circuitry, switched resistor loop filter, coupled to the input of the oscillator circuitry (which, in one embodiment, includes a voltage-controlled oscillator), including a switched resistor network including at least one resistor and at least one capacitor, wherein an effective resistance of the switched resistor network is responsive to and increases as a function of one or more pulsing properties of a control signal (wherein pulse width and frequency (or period) are pulsing properties of the control signal), phase detector circuitry, having an output which is coupled to the switched resistor loop filter, to generate the control signal (which may be periodic or non-periodic). The phase-locked loop circuitry may also include frequency detection circuitry to provide a lock condition of the phase-locked loop circuitry. | 03-21-2013 |
Michael H. Perrott, Nashua, NH US
Patent application number | Description | Published |
---|---|---|
20150145566 | HYBRID ANALOG AND DIGITAL CONTROL OF OSCILLATOR FREQUENCY - A hybrid analog/digital control approach for a digitally controlled oscillator augments a digital control path with an analog control path that acts to center the digital control path control signal within its range. The digital control path controls a first group of varactors within an oscillator tank circuit using a digital filter and a delta sigma modulator, which generates a dithered control signal for at least one of the first group of varactors. The analog control path controls a second group of varactors in the tank circuit but actively tunes only one varactor at a time. The analog control path performs relatively low bandwidth centering of the digital control signal resulting in negligible impact on PLL bandwidth, stability, and noise performance. Instead, the digital control path dominates in setting the PLL dynamic and noise behavior, and has reduced range requirements due to the centering action. | 05-28-2015 |
20150145567 | CANCELLATION OF SPURIOUS TONES WITHIN A PHASE-LOCKED LOOP WITH A TIME-TO-DIGITAL CONVERTER - A phase-locked loop (PLL) includes a spur cancellation circuit that receives a residue signal indicative of a first frequency and receives a residual phase error signal and generates a spur cancellation signal. A summing circuit combines the spur cancellation signal and a first phase error signal corresponding to a phase difference between a reference signal and a feedback signal in the PLL and generates a second phase error signal with a reduced spurious tone at the first frequency. | 05-28-2015 |
20150145569 | TIME-TO-VOLTAGE CONVERTER USING A CAPACITOR BASED DIGITAL TO ANALOG CONVERTER FOR QUANTIZATION NOISE CANCELLATION - Quantization noise in a fractional-N phase-locked loop (PLL) is canceled using a capacitor-based digital to analog converter (DAC). A phase error is detected between a reference signal and a feedback signal in the PLL. A charge pump circuit charges a first capacitor circuit based on the phase error to generate a phase error voltage corresponding to the phase error. The capacitor based DAC generates a quantization error correction voltage based on a digital value corresponding to the quantization error, which is then combined with the phase error voltage to cancel the quantization error. | 05-28-2015 |
20150145570 | TIME-TO-DIGITAL CONVERTER BASED ON A VOLTAGE CONTROLLED OSCILLATOR - A phase-locked loop (PLL) includes a time to voltage converter to convert a phase error between a reference signal and a feedback signal of the PLL to one or more voltage signals. An oscillator-based analog to digital converter (ADC) receives the one or more voltage signals and controls one or more oscillators according to the voltages. The oscillator-based ADC determines a digital value corresponding to the phase error based on the frequencies of the one or more oscillators. | 05-28-2015 |
20150145571 | CANCELLATION OF DELTA-SIGMA QUANTIZATION NOISE WITHIN A FRACTIONAL-N PLL WITH A NONLINEAR TIME-TO-DIGITAL CONVERTER - A fractional-N phase-locked loop (PLL) includes a nonlinear time to digital converter that generates a digital representation of a phase error corresponding to a time difference between a feedback signal of the fractional-N PLL and a reference signal. A nonlinear quantization noise cancellation circuit supplies a correction signal to ensure that the generated digital representation has reduced quantization noise. The correctional signal may be applied in the analog or digital domain. | 05-28-2015 |
Rachael Perrott, Ashburn, VA US
Patent application number | Description | Published |
---|---|---|
20080233080 | Inulins, Levans, Fructans And Other Smaller-Than-Cellulose Termite Feeding Attractants, And Termite - The present invention discloses Resistance Management (RM) practices that are critical to safeguarding | 09-25-2008 |