Gong, TW
Chi-Cheng Gong, Tainan City TW
Patent application number | Description | Published |
---|---|---|
20090179068 | File folder with individual holding units - A file folder includes a rail member fixed to the connection portion of the file folder and the rail member includes a plurality of ribs extending from a surface thereof so as to define grooves between the ribs. The grooves communicate with openings in a top end and a lower end of the rail member. Each rib has a head on a distal end thereof and the head is wider than a width of the rib so as to form a narrow entrance corresponding to each groove. A holding unit has an elongate insertion which includes an enlarged ridge on a side thereof so as to be slidably inserted into the grooves via the openings and the insertion is sized to be slidably engaged with the narrow entrance. Document is positioned or collected by the holding unit. | 07-16-2009 |
Cihun-Siyong Gong, Kaohsiung TW
Patent application number | Description | Published |
---|---|---|
20130253862 | IMPEDANCE ANALYZING DEVICE - An impedance analyzing device, adapted to a testee comprising an electrode or at least one battery cell, includes a signal capturing unit, a signal adjusting unit, a signal analyzing unit, a processing unit, and a power source supply unit providing a variable-frequency voltage signal to the testee. The signal adjusting unit receiving and adjusts a variable-frequency voltage signal and the current signal to generate an adjusted variable-frequency voltage signal and an adjusted current signal. The signal capturing unit captures a current signal generated by the testee in response to the variable-frequency voltage signal. The signal analyzing unit receives and analyzes the adjusted variable-frequency voltage signal and the adjusted current signal in frequency domain to obtain a frequency domain parameter and/or a time domain parameter. The processing unit receives the frequency domain parameter and/or the time domain parameter to obtain an impedance variation characteristic of the testee. | 09-26-2013 |
Cihun-Siyong Gong, Kaohsiung City TW
Patent application number | Description | Published |
---|---|---|
20100073029 | Complementary Energy Path Adiabatic Logic - A complementary energy path adiabatic logic (CEPAL) includes an evaluation network and a power clock network. The evaluation network is a logic circuit composed of P-type MOS transistors and N-type MOS transistors. The power clock network includes a P-type and N-type MOS transistors and additional P-type and N-type MOS transistors, with each of the transistors involved in the power clock network acting as an active diode. | 03-25-2010 |
20100182079 | Low Complexity and Low Power Phase Shift Keying Demodulator Structure - A low complexity and low power phase shift keying demodulator structure comprises: a digitizer, a phase-transition-independent carrier clock extractor, a binary correlater, a delay element, and a sampler; wherein the digitizer digitizes a BPSK signal for an output waveform, the phase-transition-independent carrier clock extractor detects the phase transition on the output of the digitizer and produces a carrier clock signal, the binary correlater has correlated processes to the output signal of the digitizer and carrier clock signal obtained from the phase-transition-independent carrier clock extractor, the sampler samples the signal from the binary correlater according to the signal from the delay element in order to finish the demodulation with only small capacitance. | 07-22-2010 |
20110007556 | SRAM Architecture - A SRAM architecture comprises a read/write control signal, a read/write control transistor block, an equalize transistor block, a 6-T SRAM cell, a sense amplifier block, a column selection transistor block and a write driver. The 6-T SRAM cell can store and write data. The sense amplifier block is used to read out the data stored in the 6-T SRAM cell correctly when the SRAM architecture performs a read operation and makes bit lines BL (bit line) and BLB( | 01-13-2011 |
20130069716 | TUNABLE VOLTAGE-CONTROLLED PSEUDO-RESISTOR - A tunable voltage-controlled pseudo-resistor structure, comprising: a symmetric PMOS transistor circuit and an auto-tuning circuit connected in series. Input of the auto-tuning circuit is connected to a central position V | 03-21-2013 |
20140194951 | ELECTRICAL STIMULATION APPARATUS AND METHOD - An electrical stimulation apparatus and an electrical stimulation method are provided. The electrical stimulation apparatus may include an electrode unit, a measurement unit and a stimulation unit. The electrode unit is used for contacting a tissue of interest (target tissue). The measurement unit is coupled to the electrode unit. The measurement unit measure a tissue characteristic of the target tissue. The stimulation unit is coupled to the measurement unit and the electrode unit. The stimulation unit stimulates the target tissue through the electrode unit by using an electrical stimulation signal, and the stimulation unit determines an amount of charge of the electrical stimulation signal according to the tissue characteristic measured by the measurement unit. | 07-10-2014 |
20150048853 | Device and Method for Impedance Analysis - An impedance analysis device adapted to an object under test (OUT) includes a signal generator, a signal analysis unit and a processing unit. The signal generator outputs a pulse signal to the OUT. The signal analysis unit acquires a response signal which the OUT responds to the pulse signal, and analyzes the response signal to obtain an analysis parameter. The processing unit coupled to the signal analysis unit receives the analysis parameter, so as to obtain an impedance variation characteristic of the OUT. | 02-19-2015 |
Hong-Yi Gong, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20140066379 | RECOMBINANT VECTOR, TRANSGENIC FISH EGG USING THE SAME AND BIOMATERIAL USING THE SAME - A recombinant vector, transgenic fish egg using the same and biomaterial using the same are applied to provide a transgenic fish that secreting recombinant human procollagens or collagens, and further to provide the biomaterial having the recombinant human procollagens or collagens and extract the recombinant human procollagens or collagens from the part(s), having the recombinant human procollagens or collagens, of the transgenic fish. | 03-06-2014 |
Hsin-Guo Gong, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20120127630 | Solid State Supercapacitor and Method for Manufacturing the Same - A solid state supercapacitor and a method for manufacturing the same is provided, the solid state supercapacitor including two nanowire electrodes with their surface full of nanowire bundle and a dielectric material filled in a space between the two nanowire bundle electrodes and the nanowire bundle, wherein the nanowire bundle includes many nanowires to increase the surface area of electrodes; since the two nanowire bundle electrodes include the nanowire bundle, the surface area thereof is large; a dielectric layer is the original material of the dielectric material, directly reacted, deposited and cured in the space between the two nanowire bundle electrodes without causing pollutions due to additional processing; therefore, the dielectric layer is of high purity and density and has high permittivity to achieve the greatest permittivity of the dielectric material. As a result, the energy capacity of unit volume of the capacitor is effectively increased. | 05-24-2012 |
Jeng Gong, Taichung City TW
Patent application number | Description | Published |
---|---|---|
20120181653 | SEMICONDUCTOR PN JUNCTION STRUCTURE AND MANUFACTURING METHOD THEREOF - The present invention discloses a semiconductor PN junction structure and a manufacturing method thereof. From top view, the PN junction includes a staggered comb-teeth structure. The PN junction forms a depletion region with enhanced breakdown voltage, hence broadening the applications of a semiconductor device having such PN junction. | 07-19-2012 |
20140070281 | HIGH VOLTAGE JUNCTION FIELD EFFECT TRANSISTOR AND MANUFACTURING METHOD THEREOF - A high voltage junction field effect transistor and a manufacturing method thereof are provided. The high voltage junction field effect transistor includes a base, a drain, a source and a P type top layer. The drain and the source are disposed above the base. A channel is formed between the source and the drain. The P type top layer is disposed above the channel. | 03-13-2014 |
20140159110 | SEMICONDUCTOR DEVICE AND OPERATING METHOD FOR THE SAME - A semiconductor device and an operating method for the same are provided. The semiconductor structure comprises a first doped region, a second doped region, a third doped region, a fourth doped region and a first gate structure. The first doped region has a first type conductivity. The second doped region has a second type conductivity opposite to the first type conductivity. The first doped region is surrounded by the second doped region. The third doped region has the first type conductivity. The fourth doped region has the second type conductivity. The first gate structure is on the second doped region. The third doped region and the fourth doped region are in the second doped region and the first doped region on opposing sides of the first gate structure respectively. | 06-12-2014 |
20140266407 | BIPOLAR JUNCTION TRANSISTOR AND OPERATING AND MANUFACTURING METHOD FOR THE SAME - A bipolar junction transistor and an operating method and a manufacturing method for the same are provided. The bipolar junction transistor comprises a first doped region, a second doped region and a third doped region. The first doped region has a first type conductivity. The second doped region comprises well regions formed in the first doped region, having a second type conductivity opposite to the first type conductivity, and separated from each other by the first doped region. The third doped region has the first type conductivity. The third doped region is formed in the well regions or in the first doped region between the well regions. | 09-18-2014 |
20150035587 | SEMICONDUCTOR DEVICE AND OPERATING METHOD FOR THE SAME - A semiconductor device and an operating method for the same are provided. The semiconductor device includes a first doped region, a second doped region, a first doped contact, a second doped contact, a first doped layer, a third doped contact and a first gate structure. The first doped contact and the second doped contact are on the first doped region. The first doped contact and the second doped contact has a first PN junction therebetween. The first doped layer is under the first or second doped contact. The first doped layer and the first or second doped contact has a second PN junction therebetween. The second PN junction is adjoined with the first PN junction. | 02-05-2015 |
Jeng Gong, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20100006934 | Gate Electrodes of HVMOS Devices Having Non-Uniform Doping Concentrations - A semiconductor structure includes a semiconductor substrate; a first high-voltage well (HVW) region of a first conductivity type overlying the semiconductor substrate; a second well region of a second conductivity type opposite the first conductivity type overlying the semiconductor substrate and laterally adjoining the first well region; a gate dielectric extending from over the first well region to over the second well region; a drain region in the second well region; a source region on an opposite side of the gate dielectric than the drain region; and a gate electrode on the gate dielectric. The gate electrode includes a first portion directly over the second well region, and a second portion directly over the first well region. The first portion has a first impurity concentration lower than a second impurity concentration of the second portion. | 01-14-2010 |
20110008944 | Gate Electrodes of HVMOS Devices Having Non-Uniform Doping Concentrations - A semiconductor structure includes a semiconductor substrate; a first high-voltage well (HVW) region of a first conductivity type overlying the semiconductor substrate; a second well region of a second conductivity type opposite the first conductivity type overlying the semiconductor substrate and laterally adjoining the first well region; a gate dielectric extending from over the first well region to over the second well region; a drain region in the second well region; a source region on an opposite side of the gate dielectric than the drain region; and a gate electrode on the gate dielectric. The gate electrode includes a first portion directly over the second well region, and a second portion directly over the first well region. The first portion has a first impurity concentration lower than a second impurity concentration of the second portion. | 01-13-2011 |
20140175544 | DOUBLE DIFFUSED DRAIN METAL-OXIDE-SEMICONDUCTOR DEVICES WITH FLOATING POLY THEREON AND METHODS OF MANUFACTURING THE SAME - A metal-oxide-semiconductor (MOS) device is disclosed. The MOS device includes a substrate of a first impurity type, a diffused region of a second impurity type in the substrate, a patterned first dielectric layer including a first dielectric portion over the diffused region, a patterned first conductive layer on the patterned first dielectric layer, the patterned first conductive layer including a first conductive portion on the first dielectric portion, a patterned second dielectric layer including a second dielectric portion that extends on a first portion of an upper surface of the first conductive portion and along a sidewall of the first conductive portion to the substrate; and a patterned second conductive layer on the patterned second dielectric layer, the patterned second conductive layer including a second conductive portion on the second dielectric portion. | 06-26-2014 |
Jeng Gong, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100096697 | HIGH VOLTAGE DEVICE HAVING REDUCED ON-STATE RESISTANCE - A semiconductor device includes a semiconductor substrate, a source region and a drain region formed in the substrate, a gate structure formed on the substrate disposed between the source and drain regions, and a first isolation structure formed in the substrate between the gate structure and the drain region, the first isolation structure including projections that are located proximate to an edge of the drain region. Each projection includes a width measured in a first direction along the edge of the drain region and a length measured in a second direction perpendicular to the first direction, and adjacent projections are spaced a distance from each other. | 04-22-2010 |
20150179631 | SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME - Provided is a semiconductor device including a deep doped region of a first conductivity type, a well region of a second conductivity type, a base region of the first conductivity type, an insulated gate bipolar transistor (IGBT) and a metal oxide semiconductor (MOS). The well region is disposed in the deep doped region. The base region is disposed in the well region and is not connected to the deep doped region. The IGBT is disposed on the well region at the first side of the base region, and includes a first doped region of the second conductivity type disposed in the base region. The MOS is disposed on the well region and the deep well region at the second side of the base region, and includes a second doped region of the second conductivity type disposed in the base region. | 06-25-2015 |
Jeng Gong, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20090051000 | SEMICONDUCTOR DEVICE STRUCTURE - A semiconductor device structure is provided. By placing an insulating dielectric material in the drift region of a device to modulate the electric field distribution and current flow in the drift region, the breakdown voltage of the device is increased while the turn-on impedance of the device is reduced. | 02-26-2009 |
20110220973 | JUNCTION-FIELD-EFFECT-TRANSISTOR DEVICES AND METHODS OF MANUFACTURING THE SAME - A junction-field-effect-transistor (JFET) device includes a substrate of a first-type impurity, a first well region of a second-type impurity in the substrate, a pair of second well regions of the first-type impurity separated from each other in the first well region, a third well region of the first-type impurity between the pair of second well regions, a first diffused region of the second-type impurity between the third well region and one of the second well regions, and a second diffused region of the second-type impurity between the third well region and the other one of the second well regions. | 09-15-2011 |
20110291187 | Double Diffused Drain Metal-Oxide-Semiconductor Devices with Floating Poly Thereon and Methods of Manufacturing The Same - A metal-oxide-semiconductor (MOS) device is disclosed. The MOS device includes a substrate of a first impurity type, a diffused region of a second impurity type in the substrate, a patterned first dielectric layer including a first dielectric portion over the diffused region, a patterned first conductive layer on the patterned first dielectric layer, the patterned first conductive layer including a first conductive portion on the first dielectric portion, a patterned second dielectric layer including a second dielectric portion that extends on a first portion of an upper surface of the first conductive portion and along a sidewall of the first conductive portion to the substrate; and a patterned second conductive layer on the patterned second dielectric layer, the patterned second conductive layer including a second conductive portion on the second dielectric portion. | 12-01-2011 |
20120168868 | MULTI-GATE FIELD-EFFECT TRANSISTOR WITH ENHANCED AND ADAPTABLE LOW-FREQUENCY NOISE - A field-effect transistor has an extra gate above a shallow trench isolation (STI) to enhance and to adapt the low-frequency noise induced by an STI-silicon interface. By changing the voltage applied to the STI gate, the field-effect transistor is able to adapt its low-frequency noise over four decades. The field-effect transistor can be fabricated with a standard CMOS logic process without additional masks or process modification. | 07-05-2012 |
20130109139 | JUNCTION-FIELD-EFFECT-TRANSISTOR DEVICES AND METHODS OF MANUFACTURING THE SAME | 05-02-2013 |
Jeng Gong, Taichung TW
Patent application number | Description | Published |
---|---|---|
20120025278 | SCHOTTKY DIODE - A Schottky diode comprises an ohmic layer that can serve as a cathode and a metal layer that can serve as an anode, and a drift channel formed of semiconductor material that extends between the ohmic and metal layers. The drift channel includes a heavily doped region adjacent to the ohmic contact layer. The drift channel forms a Schottky barrier with the metal layer. A pinch-off mechanism is provided for pinching off the drift channel while the Schottky diode is reverse-biased. As a result, the level of saturation or leakage current between the metal layer and the ohmic contact layer under a reverse bias condition of the Schottky diode is reduced. | 02-02-2012 |
20130277718 | JFET DEVICE AND METHOD OF MANUFACTURING THE SAME - A disclosed semiconductor device includes a semiconductor deposition layer formed over an insulation structure and above a substrate. The device includes a gate formed over a contact region between first and second implant regions in the semiconductor deposition layer. The first and second implant regions both have a first conductivity type, and the gate has a second conductivity type. The device may further include a second gate formed beneath the semiconductor deposition layer. | 10-24-2013 |
Jian-Wei Gong, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20130170324 | OPERATING METHOD AND PORTABLE ELECTRONIC DEVICE USING THE SAME - An operating method of a clock-calendar and a portable electronic device using the same are provided, where a touch screen display of the portable electronic device displays the clock-calendar with a clock pattern. In the method, a gesture on the touch screen display corresponding to the clock-calendar is detected and analyzed, where the gesture includes a gesture starting point and a gesture finishing point on the touch screen display. After the gesture is analyzed, the clock-calendar is operated according to the gesture. | 07-04-2013 |
Jian-Wei Gong, Taipei TW
Patent application number | Description | Published |
---|---|---|
20130058198 | INFORMATION INTEGRATION METHOD AND TOUCH DISPLAY DEVICE USING THE SAME - An information integration method applied to a touch display device includes the steps of displaying a time indicating unit on the touch display device, obtaining at least one event information, and displaying the event information as at least one information display unit on the touch display device in accordance with time data associated with the event information and in correspondence with the time indicating unit. A touch display device performing the information integration method is also disclosed. | 03-07-2013 |
Jing-Shyong Gong, Taipei TW
Patent application number | Description | Published |
---|---|---|
20150075736 | SUNSHADE HOLDING STRUCTURE - A sunshade holding structure comprises a flexible frame, a sunshade cloth and at least one positioning member. The flexible frame has at least one notch on the circumference thereof. The sunshade cloth covers the flexible frame to form a sunshade. The positioning member has two flanges extended towards the sunshade, a latch groove formed between the flanges to latch on the notch of the flexible frame, and a housing compartment opposite to the latch groove to hold a magnetic element. The positioning member is latched on one side of the notch of the flexible frame and turned to align with the circumference of the flexible frame so that the positioning member can be held securely on the flexible frame. Moreover, the magnetic element of the positioning member also attracts the inner side of a vehicle window frame to form secure positioning. Installation and disassembly also can be done quickly. | 03-19-2015 |
Jing-Shyong Gong, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20090091154 | Positioning Structure of Sunshade - A positioning structure of a sunshade has upper positioning blocks each having a surface attached to a flexible sheet via a double-sided adhesive and another surface with an opening having a width smaller than that of a flexible member wound in a peripheral edge of the sunshade, and lower positioning blocks each having a surface attached to a double-sided adhesive and another surface with an opening having a width equal to or slightly greater than that of the flexible member. The positioning blocks are then precisely mounted on uneven upper and lower flanges of a vehicle window frame. One side of the sunshade is inclinedly inserted into the openings of the upper positioning blocks, and an opposite side thereof is directly inserted into the openings of the lower positioning blocks, so as to provide an operational flexibility to stably hold the sunshade. | 04-09-2009 |
Jinhui Gong, Taichung City TW
Patent application number | Description | Published |
---|---|---|
20150212287 | OPTICAL IMAGING LENS AND ELECTRONIC DEVICE COMPRISING THE SAME - An optical imaging lens includes: a first, second, third and fourth lens element, the first lens element having an object-side surface with a convex portion in a vicinity of the optical axis, the second lens element having an object-side surface with a convex portion in a vicinity of the optical axis, and an image-side surface with a concave portion in a vicinity of its periphery, the third lens element having an image-side surface with a convex portion in a vicinity of the optical axis, the fourth lens element having an image-side surface with a concave portion in a vicinity of the optical axis, wherein the optical imaging lens set does not include any lens element with refractive power other than said first, second, third and fourth lens elements. | 07-30-2015 |
Jin-Sheng Gong, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20090290646 | VIDEO SYSTEM AND SCALER - A video system includes a decoder and a scaler. The decoder tracks a video signal, generates a synchronization signal and a frequency offset signal, decodes the video signal, and outputs a decoded signal in accordance with the synchronization signal. The scaler generates a frequency control signal in accordance with the frequency drift signal, generates an output clock signal in accordance with the frequency control signal, generates a scaled signal in accordance with the decoded signal, and outputs a display signal in accordance with the scaled signal and the output clock signal. | 11-26-2009 |
20100188570 | VIDEO PROCESSING APPARATUS AND RELATED METHOD FOR DE-INTERLACING - A video processing apparatus for de-interlacing includes a video decoder and a de-interlacing circuit. The video decoder decodes a video data stream to generate an interlaced video signal and transmits a first interlaced control signal. The de-interlacing circuit is coupled to the video decoder, and includes a detecting unit and an interlacing to progressive converting unit. The detecting unit generates a second interlaced control signal according to the interlaced video signal and the first interlaced control signal. The interlacing to progressive converting unit is coupled to the detecting unit for receiving the interlaced video signal as well as the second interlaced control signal and for converting the interlaced video signal into a first progressive video signal according to the second interlaced control signal. | 07-29-2010 |
Jin-Sheng Gong, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100020231 | VIDEO PROCESSING METHOD AND DEVICE THEREOF - A video processing method and a device thereof are described. The method includes the steps as follows. An input video signal is received, in which a single period of the input video signal has a plurality of first input frames and a plurality of second input frames. The input video signal is processed, so as to generate an output video signal, in which a single period of the output video signal has a plurality of first output frames and a plurality of second output frames, and an amount of the first output frames is the same as an amount of the second output frames. A sum of the amount of the first output frames and the amount of second output frames is an integer multiple of a sum of an amount of the first input frames and an amount of the second input frames. | 01-28-2010 |
Jin-Sheng Gong, Hsin Chu City TW
Patent application number | Description | Published |
---|---|---|
20100183244 | IMAGE-SCALING-DOWN METHOD AND IMAGE PROCESSING APPARATUS - An image-scaling-down method for scaling down a pixel block of an image component is provided. The pixel block includes a plurality of sub-blocks and each sub-block includes m number of non-processed pixel data where m is a positive integer. The image-scaling-down method comprises: determining a scaling down factor wherein m divided by n is the scaling down factor and n is a positive integer less than m; and calculating n number of processed pixel data in each sub-block by using the scaling down factor and the m number of the non-processed pixel data, wherein the combination of the n number of the processed pixel data of the sub-blocks corresponds to the image component. | 07-22-2010 |
Morris Gong, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20140242828 | SECURING DEVICE FOR SECURING PLUG OF TRANSMISSION CABLE WITH CONNECTOR - A securing device includes a first closing unit and a second closing unit. The first closing unit with two upward guide portions and a resilient pressing portion. A protrusion extends from the top of the resilient pressing portion. A fixing portion is connected to the second end of the first closing unit is formed by a wire bending downward from the second end of the first closing unit so as to be mounted to the transmission cable. The second closing unit is a box-like unit. An opening is defined through in the second closing unit so as to accommodate the first closing unit therein. A plurality of engaging holes are defined through the top of the second closing unit and the protrusion of the first closing unit is engaged with one of the engaging holes. | 08-28-2014 |
Morris Gong, Chupei City TW
Patent application number | Description | Published |
---|---|---|
20100194689 | Control System and Method for Displaying Multi-Windows for Multiple Computers or Video Devices - A control system and a method for display a plurality of video signals, the control system comprises at least one computer, at least one video device, at least one video command center (VCC) module, at least one mouse keyboard controller (MKC), a mouse, a keyboard, and at least one display device. The at least one video command center module simultaneously and separately multi-displays a plurality of input sources on at least two windows of the at least one display device, and the video command center module controlling one of the at least two windows that is selected in accordance with the mouse signal and the keyboard signal transmitted by the at least one mouse keyboard controller. | 08-05-2010 |
Pei-Min Gong, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20090173732 | INDUCTION HEATING COOKER AND CONTROL CIRCUIT THEREFOR - The invention relates to an induction heating cooker and a control circuit therefor. The cooker includes a switch element and an inductive coil, which is coupled between a power voltage and a first terminal of the switch element. A second terminal of the switch element is coupled to a common voltage. The control circuit includes first and second comparators and a pulse generator. The first comparator receives voltages of two terminals of the inductive coil and thus outputs a trigger signal. The second comparator receives a reference voltage and a voltage of the first terminal of the switch element, and enables a fading signal when the voltage of the first terminal is higher than the reference voltage. When the trigger signal is enabled, the pulse generator outputs a pulse to control the switch element. When the fading signal is enabled, the pulse generator reduces a pulse width of the pulse. | 07-09-2009 |
20130008892 | INDUCTION HEATING COOKER AND CONTROL CIRCUIT THEREFOR - An induction heating cooker and a control circuit therefor are provided. The cooker includes a switch element and an inductive coil, which is coupled between a power voltage and a first terminal of the switch element. A second terminal of the switch element is coupled to a common voltage. The control circuit includes first and second comparators and a pulse generator. The first comparator receives voltages of two terminals of the inductive coil and thus outputs a trigger signal. The second comparator receives a reference voltage and a voltage of the first terminal of the switch element, and enables a fading signal when the voltage of the first terminal is higher than the reference voltage. When the trigger signal is enabled, the pulse generator outputs a pulse to control the switch element. When the fading signal is enabled, the pulse generator reduces a pulse width of the pulse. | 01-10-2013 |
Reng-Weng Gong, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20140368495 | METHOD AND SYSTEM FOR DISPLAYING MULTI-VIEWPOINT IMAGES AND NON-TRANSITORY COMPUTER READABLE STORAGE MEDIUM THEREOF - A system for displaying multi-viewpoint images includes a terminal device having a communication component, a user interface (UI) component and a processing component. The communication component receives an image and a polygonal image model for establishing the relationship between each image and a corresponding viewing angle; one of the viewpoint angles is the current viewpoint angle. The UI component generates a UI for presenting the correspondence between the image of the current viewpoint angle and its viewpoint angle; the correspondence is used for selecting a target-viewpoint angle from the viewpoint angles. The processing component generates a switch instruction based on the target-viewpoint angle and allows UI to present an image corresponding to the target-viewpoint angle after UI presents an interval image being an image of an interval viewpoint angle between the current viewpoint angle and the target-viewpoint angle and is generated based on the image of the target-viewpoint angle. | 12-18-2014 |
Ren-Wu Gong, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100014125 | Image Display Device with Scanning Function - An image display device includes a main body, a display screen, a scanning module, and an object displacement unit. The main body has a first surface and a second surface. The display screen is arranged on the first surface of the main body for displaying an image of an object. The scanning module is disposed within the main body and disposed in the vicinity of the bottom of the main body, thereby obtaining an image data. The object displacement unit is disposed within the main body and includes an object inlet and an object outlet. The object inlet and the object outlet are formed in the first and second surfaces of the main body, respectively. The cross-section area of the object inlet is greater than that of the object outlet. The object is transported from the object inlet to the object outlet when the object is scanned by the scanning module. | 01-21-2010 |
Shih-Chin Gong, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20130301201 | PORTABLE ELECTRONIC DEVICE AND CRADLE - A portable electronic device adapted to be detachably connected to a cradle having a containing cavity is provided, wherein an inner wall of the containing cavity has a recess. The portable electronic device includes a body and a locking-and-releasing mechanism disposed in the body and including a driving unit and a latch. The driving unit is disposed in the body. The latch is connected to the driving unit and suitable for being driven by the driving unit to protrude out of the body or hide in the body. When the portable electronic device is disposed in the containing cavity, the driving unit drives the latch to protrude out of the body and be engaged with the recess. When the portable electronic device is going to be detached from the containing cavity, the driving unit drives the latch to be disengaged from the recess and move back in the body. | 11-14-2013 |
20140049147 | ELECTRONIC APPARATUS AND CONTROLLING METHOD THEREOF - An electronic apparatus and a controlling method thereof are provided. A fastened mechanism of the electronic apparatus is configured to secure a first housing and a second housing of the electronic apparatus. An operating object within a sensing range is sensed via a first sensor unit. A first sensing signal is sent to a control unit when the sensor unit sensed the operating object within the sensing range. A control signal is sent to the fastened mechanism for unlocking the fastened mechanism when the control unit receives the first sensing signal. | 02-20-2014 |
Shih-Chin Gong, Taipei TW
Patent application number | Description | Published |
---|---|---|
20100086146 | SILICON-BASED MICROPHONE PACKAGE - A microphone package includes a carrier, a cap, a first silicon-based microphone, and a first integrated circuit chip. The carrier has a first storage space. The cap has a planar part contacting the carrier and a plurality of flanges extending from the planar part and surrounding the carrier. The first silicon-based microphone is disposed in the first storage space and covered by the cap. The first integrated circuit chip is disposed in the first storage space, electrically connected to the first silicon-based microphone, and covered by the cap. | 04-08-2010 |
20100086164 | MICROPHONE PACKAGE WITH MINIMUM FOOTPRINT SIZE AND THICKNESS - A microphone package includes a carrier, a cap, an integrated circuit chip, and a microphone unit. The cap covers the carrier to form a storage space. The integrated circuit chip is disposed in the storage space. The microphone unit is disposed in the storage space and stacked on the integrated circuit chip. | 04-08-2010 |
Shin-Mei Gong, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20140204326 | PIXEL ARRAY SUBSTRATE AND LIQUID CRYSTAL DISPLAY PANEL - A pixel array substrate with new pixel design and a liquid crystal display panel with the pixel array substrate are provided. The pixel array substrate includes a plurality of data lines, a plurality of scan lines and a plurality of pixels. Each of the pixels comprises a first electrode, a first connecting line, a second electrode and a second connecting line. The first electrode is electrically connected with corresponding data line and scan line through the first connecting line, and having a slit. The second pixel is electrically connected with corresponding data line and scan line through the second connecting line. At least a part of the second connecting line is exposed by the slit of the first electrode. | 07-24-2014 |
20150042691 | PIXEL DRIVING METHOD AND LIQUID CRYSTAL DISPLAY IMPLEMENTING THE SAME - A pixel driving method is adapted for a liquid crystal display. Each pixel includes a first sub-pixel and a second sub-pixel, in which the first sub-pixel and the second sub-pixel each includes a first display region and a second display region. The pixel driving method includes providing a first voltage to the first displaying region of the first sub-pixel and the second sub-pixel; providing a second voltage to the second displaying region of the first sub-pixel and a third voltage to the second displaying region of the second sub-pixel; and when the provided first voltage is larger than a predetermined voltage, providing the second voltage so that the provided second voltage is smaller than the provided third voltage. | 02-12-2015 |
20150160518 | ACTIVE DEVICE ARRAY SUBSTRATE - An active device array substrate includes a substrate, a first pixel electrode, and a first raised pattern. The first pixel electrode is disposed on or above the substrate, and the first pixel electrode includes a first truck electrode, a second truck electrode, and a plurality of first branch electrodes. The first truck electrode and the second truck electrode intersect to form a first node at the intersection of the first truck electrode and the second truck electrode. The first branch electrodes are connected to the first truck electrode and the second truck electrode to form a plurality of first domains, wherein the first branch electrodes are asymmetrical with respect to the second truck electrode. The first raised pattern is disposed at least between the first node and the substrate to form a first raised structure at least at the first node. | 06-11-2015 |
Shin-Mei Gong, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20130293822 | DISPLAY PANEL - A display panel includes a pair of substrates, a pixel structure, and a display medium layer disposed between the pair of substrates. The pixel structure is disposed on one of the substrates, and includes first and second sub-pixels. The first sub-pixel includes a first pixel electrode, wherein the first pixel electrode has a first spacing in a first main region and has a second spacing in a first minor region, wherein the second spacing is smaller than the first spacing. The second sub-pixel includes a second pixel electrode, wherein the second pixel electrode has a third spacing in a second main region and has a fourth spacing in a second minor region, wherein the fourth spacing is larger than or equal to the third spacing, and wherein the first spacing is larger than the third spacing. | 11-07-2013 |
20140018233 | METHOD FOR PREPARING NANO-SCALE PLATINUM - The invention discloses a preparation method of nano-scale platinum (Pt) using an open-loop reduction system. The preparation method comprises the steps of: utilizing carbon nanotubes (CNTs) as a catalyst support; mixing platinum salt with a reducing agent and deionized water to form a precursor solution in a flask; heating the precursor solution in the flask at a predetermined temperature range to reduce nano-scale platinum nanoparticles on the carbon nanotubes by the process of water evaporation; allowing the water vapor to flow through a connection tube to a condenser; filling a cooling substance into the condenser via the first opening and draining the cooling substance from the condenser via the second opening to lower the temperature of the water vapor in the inner tube by the cooling substance and condense the water vapor into liquid water, which is collected with a beaker placed under the condenser. | 01-16-2014 |
20140306222 | PIXEL STRUCTURE - A pixel structure includes a first conductive layer, a stacked layer, and a third conductive layer. The first conductive layer includes a first gate, a first scan line connected to the first gate, and a capacitor electrode separated from the first scan line. The stacked layer includes a semiconductor layer and a second conductive layer. The second conductive layer includes a data line, a first source connected to the data line, a second source, a first drain, a second drain, a connecting electrode connected to the second source and electrically connected to the first drain, and a coupling electrode connected to the second drain. The third conductive layer includes a first pixel electrode connected to the first drain, a second pixel electrode electrically connected to the connecting electrode, a first extending portion, and a second extending portion. | 10-16-2014 |
20140307210 | PIXEL STRUCTURE - A pixel structure including a first active device, a second active device, a first pixel electrode, a second pixel electrode, a third pixel electrode, a coupling electrode, and a capacitance electrode is provided. The first pixel electrode connected to the first active device and defines a first to a fourth liquid crystal alignment domain having different alignment directions. The second pixel electrode is connected to the coupling electrode and defines a fifth to an eighth liquid crystal alignment domain having different alignment directions. The third pixel electrode is connected to the second active device and defines a ninth and a tenth liquid crystal alignment domain. The coupling electrode is connected between the first active device and the second active device and extended to pass through the first, the second, and the third pixel electrodes. The capacitance electrode respectively overlaps parts of the first, the second, and the third pixel electrodes. | 10-16-2014 |
20140327852 | PIXEL STRUCTURE AND LIQUID CRYSTAL DISPLAY PANEL HAVING THE SAME - A pixel structure and a liquid crystal display (LCD) panel having the same are provided. The pixel structure includes a data line, a scan line, at least one active device, a pixel electrode, and a metal line. The active device is electrically connected to the data line and the scan line. The pixel electrode is electrically connected to the active device and has an opening at the edge of the pixel electrode adjacent to at least one of the data line and the scan line. The metal line is located below the pixel electrode. Besides, a portion of the metal line extending to the edge of the pixel electrode is exposed by the opening. The shortest distance between an edge of the opening of the pixel electrode and the metal line is greater than or substantially equal to 3 μm. | 11-06-2014 |
Wen-Peng Gong, New Taipei TW
Patent application number | Description | Published |
---|---|---|
20120244238 | INJECTION MOLD - An injection mold for molding a product having a hook portion includes a stationary mold, a return pin, a movable mold, an ejector mechanism and a plurality of ejector pins for ejecting the product out of the injection mold. The movable mold defines an inserting perforation, a receiving groove and a receiving gap. The ejector mechanism includes a slide block located in the receiving groove, a supporting bar stretching into the receiving groove, and an inclined ejector pin having a tail at a top thereof movably inserted in the inserting perforation and fastened on the slide block. The slide block is pressed downward by the return pin when the injection mold is closed. When the injection mold is opened, the slide block drives the inclined ejector pin to move upward and sideward under an upward push of the supporting bar to make the hook portion parted from the tail. | 09-27-2012 |
20120263821 | Injection Mold - An injection mold for molding a product having at least one bar formed at one side thereof. The injection mold includes a stationary mold including an inclined pillar and a movable mold including a movable core and a sliding block mounted on a top thereof. The inclined pillar inserted in the sliding block to drive the sliding block to slide towards or away from the movable core. A shaping cavity for molding the product is formed among the movable core, the sliding block and the stationary mold. The end surface of the sliding block further defines at least one shaping groove connected with the shaping cavity for molding the bar. The movable mold further includes an ejector pin and a maintaining pillar. The maintaining pillar resists against a bottom of the sliding block to avoid the ejector pin moving upward before the bar completely parted from the shaping groove. | 10-18-2012 |
20130064914 | INJECTION MOLD - An injection mold for molding a first insert element and a second insert element includes a male mold, a female mold matched with the male mold, and at least one fastening assembly. The first insert element includes a first material belt with at least one fastening hole formed therein, and a plurality of first conductive terminals. The second insert element includes a plurality of second conductive terminals. The male mold defines a male cavity for receiving the second conductive terminals therein. The female mold defines a female cavity for receiving the first conductive terminals therein. The fastening assembly includes a fastening element and a magnetic element with a center hole formed therein. The magnetic element is held in the female mold. A top of the fastening element passes through the fastening hole to be inserted in the center hole and attracted by the magnetic element. | 03-14-2013 |
Wen-Peng Gong, Tu Cheng TW
Patent application number | Description | Published |
---|---|---|
20120070530 | MOULD WITH FLAT THIMBLE - Provided is a mould with flat thimble including a mould core, a guide plate and a flat thimble. The mould core disposes a groove. The guide plate is fixedly connected to one end of the mould core and forms a through hole corresponding to the groove. The flat thimble partly passes through the through hole to be received in the groove. Wherein the through hole includes a communicating section and a guiding section expanded from one end of the communicating section along away from the groove, a pore diameter of the guiding section is larger than that of the communicating section, and the flat thimble partly passes through the communicating section and the guiding section to be received in the groove. The mould with flat thimble of the prevent invention can be fast assembled and can elongate life thereof. | 03-22-2012 |
20120093967 | INSERT MOLDING - Disclosed is an insert molding employed to form a plastic product with an insert. The insert has an inserting unit and an extending unit. The insert molding comprises a cope plate, a lower die and a holding mechanism. The cope plate is formed with a cavity. The extending unit dips into the cavity. The holding mechanism is installed on the lower die to hold the extending unit of the insert. When the insert molding of the present invention is opened, the holding mechanism can hold the extending unit of the insert to prevent the plastic product sticking to the cope plate. Accordingly, it is capable to prevent the plastic product crushed when the insert molding is closed again. | 04-19-2012 |
20120141624 | SHAPING MOLD FOR PRODUCTS WITH CIRCULAR HOLE - Disclosed is a shaping mold for products with a circular hole, comprising a male mold and a female mold corresponding thereto, forming a core cavity therebetween after the shaping mold is closed. A pin mold core and a female mold core capable of dipping into the core cavity are in the male mold and female mold respectively. A mating face of the pin mold core and the inner face of a square hole shaping portion of the female mold core compress with each other after the shaping mold is closed. With the limitation head and the limitation boards buckling up, the shaping mold of the present invention restricts the pin mold core not rotated in the core cavity to prevent dislocation of the mating face and the square hole shaping portion happening during the insert and shut off operation. Accordingly, the shaping accuracy of the products can be guaranteed. | 06-07-2012 |
Win-Chyi Gong, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20130005333 | Power Saving Method And Related Communication Device - A power saving method for a mobile device in a wireless communication system is disclosed. The power saving method comprises obtaining a first parameter according to a first signal transmitted between the mobile device and a first network; estimating a first power consumption of the mobile device in the first network according to the first parameter and a first radio access technology (RAT) employed in the first network; determining whether the first network is suitable according to at least a comparison of the first power consumption with a second power consumption of the mobile device in a second network, wherein the second network employs a second RAT different from the first RAT; and switching to a the second network when the first network is not suitable. | 01-03-2013 |
Win-Chyi Gong, Taoyuan City TW
Patent application number | Description | Published |
---|---|---|
20140194158 | METHOD FOR INTELLIGENT ANTENNA CONFIGURATION SELECTION AND COMMUNICATION APPARATUS UTILIZING THE SAME - A method for intelligent antenna configuration selection of a communication apparatus including an antenna module including a plurality of antennas and a plurality of radio modules sharing the antenna module includes individually determining a preferred antenna configuration of the antenna module by each radio module; determining an optimum antenna configuration according to the preferred antenna configurations; and controlling a configuration of the antennas based on the optimum antenna configuration. The optimum antenna configuration is determined for a radio module having a highest priority among the radio modules to have an optimum radio communication performance. | 07-10-2014 |
Yi-Liang Gong, Taoyuan Hsien TW
Patent application number | Description | Published |
---|---|---|
20100183437 | FAN - A fan includes an impeller comprising a hub and a plurality of blades, and a housing receiving the impeller and comprising a first frame having a side wall and an inlet, and a second frame having a side wall and an outlet, wherein an inner surface on a periphery of the inlet is a smooth curved surface. The first or second frame has at least one side hole disposed at the side wall of the first or second frame. | 07-22-2010 |
Ywh-Ming Gong, Longtan TW
Patent application number | Description | Published |
---|---|---|
20150270782 | Controlling Method for Multi-leg Isolation DC/DC Converter with Wide Input Voltage Scope - The present invention relates to a controlling method for multi-leg isolation DC/DC converter with wide input voltage scope, in which a transformer having at least three primary winding coils and one secondary winding coil is provided in a multi-leg DC/DC converter. Moreover, a converter controlling module is provided to treat the DC input voltage and the DC output voltage received from the multi-leg DC/DC converter with an over voltage determination, therefore the converter controlling module is able to output a proper driving signal to a plurality of power switch sets of the multi-leg DC/DC converter for making the power switch sets be operated at different ON/OFF states, so as to make the transformer has a specific coil turn ratio. By such way, the DC input voltage of the multi-leg DC/DC converter would be automatic modulated for facilitating the multi-leg DC/DC converter to provide a stable DC output voltage. | 09-24-2015 |
Ywh-Ming Gong, Longtan Township TW
Patent application number | Description | Published |
---|---|---|
20140167649 | Double-Output High-Efficiency LED Light-Modulating Circuit - The present invention relates to a double-output high-efficiency LED light-modulating circuit, comprising: a single-stage flyback power factor corrector, a DC/DC convertor, an LED module, and a light-modulating switch. In the present invention, it mainly utilizes the single-stage flyback power factor corrector for carrying out the purposes of reducing the components of an LED luminaire controlling circuit and increasing the circuit power conversion efficiency. Moreover, the double-output high-efficiency LED light-modulating circuit further includes a twin-bus light modulation framework, which can not only reduce the cross voltage of the power switch in back-end DC/DC convertor, but also process a high-frequency light modulation and a low-frequency light modulation to the LED luminaire. Therefore, because the cross voltage of the power switch has been reduced, a power switch with lower R | 06-19-2014 |
Ywh-Ming Gong, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20140252856 | POWER CONSUMING MANAGEMENT SYSTEM - A power consuming management system installed between a power outlet and at least one load includes an electricity meter connected between the power outlet and the at least one load for detection of power consumption and distribution of power to the at least one load, a charger connected to the power outlet, a power saving element connected to the charger, an energy recovery module connected to the power saving element and the electricity meter and a controller connected to the charger, the power saving element, the energy recovery module and the electricity meter to form a loop. | 09-11-2014 |