Liang, Taipei County
Chao-Chiun Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20100214501 | IMAGE DISPLAY CAPABLE OF BEING AN ELECTRONIC CURTAIN - An image display comprises at least one display device having a first pair of transparent conductive layers, a second pair of transparent conductive layers spaced apart from the first pair transparent conductive layers, a display layer disposed between the first pair of transparent conductive layers, the display layer configured to display an image in response to a first set of voltages applied to the first pair of transparent conductive layers, and a light control layer disposed between the second pair of transparent conductive layers, the light control layer configured to operate in one of a transmissive mode to allow an incident light to pass toward the display layer and a reflective mode to reflect an incident light away from the display layer in response to a second set of voltages applied to the second pair of transparent conductive layers. | 08-26-2010 |
20110037911 | DRIVING METHOD AND DISPLAY SYSTEM UTILIZING THE SAME - A driving method for a panel structure including at least two liquid crystal layers is disclosed. The liquid crystal layers display different colors. When the panel structure includes a first liquid crystal layer and a second liquid crystal layer, the first and the second liquid crystal layers are initialized. A light source is utilized to emit the first and the second liquid crystal layers to write data to at least one of the first and the second liquid crystal layers. When the panel structure further includes a third liquid crystal layer, the first, the second and the third liquid crystal layers are first initialized. A light source is utilized to emit the first, the second and the third liquid crystal layers to write data to at least one of the first, the second and the third liquid crystal layers. | 02-17-2011 |
Che-Fu Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20080231324 | PHASE FREQUENCY DETECTOR AND PHASE-LOCKED LOOP - A phase frequency detector with two different delays is disclosed herein. The phase detector comprises a first D flip-flop, a second D flip-flop, a first delay unit and a second delay unit. The first D flip-flop receives a reference signal to output an up signal. The second D flip-flop receives a clock signal to output a down signal. The first delay unit delays the received signal with a first delay. The second delay unit delays the received signal with a second delay. When the reference signal synchronizes with the clock signal and the charge pump currents are calibrated, the high-level pulse widths of the up signal and the down signal are determined based on the first delay, and when the reference signal does not synchronize with the clock signal and the charge pump currents are not calibrated, the high-level pulse widths of the up signal and the down signal are determined based on the second delay. | 09-25-2008 |
20080232524 | JITTER-TOLERANCE-ENHANCED CDR USING A GDCO-BASED PHASE DETECTOR - An embodiment of a clock and data recovery circuit comprising a first clock and data recovery circuit with high bandwidth and a second clock and data recovery circuit with low bandwidth is disclosed. The first clock and data recovery circuit with high bandwidth receives a data signal and a reference signal to demux the data signal into a first signal and a second signal, wherein a second data rate X bps of the first signal and the second signal is half of a first data rate of the data signal. The second clock and data recovery circuit with low bandwidth receives and reduces jitter in the first signal and the second signal to output a first recovery signal and a second recovery signal. | 09-25-2008 |
20080260087 | MULTI-BAND BURST-MODE CLOCK AND DATA RECOVERY CIRCUIT - A clock and data recovery circuit is disclosed and comprises a first gated voltage-controlled oscillator, a PLL unit, a phase-controlled frequency divider, a multiplexer, a matching circuit and a double-edge-triggered D flip-flop. The first GVCO receives a data signal and a reference voltage to generate a first clock signal and a second clock signal based on the data signal. The PLL unit receives a reference clock signal and generates the reference voltage to adjust the frequency of the first clock signal and the second clock signal at the vicinity of the predetermined frequency. The phase-controlled frequency divider receives and divides the first clock signal by N to output a third clock signal. The multiplexer controlled by a selection signal receives and outputs the second clock signal or the third clock signal. The matching circuit receives the data signal and the selection signal to match the delays therebetween. The double-edge-triggered D flip-flop comprises a data input terminal receiving the output signal from the matching circuit, a clock input terminal receiving the output signal from the multiplexer, and an output terminal outputting a recovered data signal. | 10-23-2008 |
20100182056 | METHODS FOR CALIBRATING GATED OSCILLATOR AND OSCILLATOR CIRCUIT UTILIZING THE SAME - An oscillator circuit is provided. The oscillator circuit includes a gated oscillator and a calibration circuit. The gated oscillator is arranged to generate an oscillator signal according to a control signal, and receive a gating signal to align an edge of the oscillator signal with an edge of the gating signal. The calibration circuit coupled to the gated oscillator is arranged to receive a first clock signal and a second clock signal, detect an alignment operation of the gated oscillator according to the first clock signal and a second clock signal and generate the control signal according to the detected alignment operation. | 07-22-2010 |
Chia-Ming Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20090207087 | FRACTAL DIPOLE ANTENNA - A fractal dipole antenna includes a dielectric substrate, first and second closed-loop radiating elements, each of which is formed on the dielectric substrate, and first and second fractal radiating elements, each of which is formed on the dielectric substrate and is surrounded by and connected to a respective one of the first and second closed-loop radiating elements. | 08-20-2009 |
Chia-Wei Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20090196133 | SIGNAL PROCESSING APPARATUS FOR OPTICAL DISC AND METHOD THEREOF - A signal processing apparatus for an optical disc with a first type region and a second type region includes a processing module and a determining unit. The processing module is used for transforming an input signal to generate a first output signal according to a first amplifying gain, or to amplify the input signal to generate a second output signal according to a second amplifying gain, wherein the input signal is derived from an optical pickup head. The determining unit is coupled to the processing module and arranged to control the processing module to output the first output signal when the input signal is derived from the first type region. Also, the determining unit outputs the second output signal when the input signal is derived from the second type region. | 08-06-2009 |
20110243270 | METHOD AND APPARATUS OF SHARING SIGNAL TRANSMISSION PORT BETWEEN DIFFERENT SIGNAL PROCESSING OPERATIONS - An exemplary signal processing apparatus includes a signal transmission port, a first signal processing circuit, a second signal processing circuit, and a control circuit. The signal transmission port is shared between a first signal processing operation and a second signal processing operation. The first signal processing circuit performs the first signal processing operation, wherein when the signal processing apparatus operates, the first signal processing circuit is not required to be consistently enabled to use the signal transmission port for signal transmission. The second signal processing circuit performs the second signal processing operation, wherein the signal transmission port is not always required to carry out signal transmission each time the second signal processing circuit is enabled to perform the second signal processing operation. The control circuit selectively enables the first signal processing circuit or the second signal processing circuit. | 10-06-2011 |
Chien-Kuo Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20090195985 | THERMAL MODULE ASSEMBLY - A thermal module assembly is applied to dissipate heat energy released from a lighting assembly when working, and comprises a plurality of heat-dissipating fins being chain-connected and a fixing ring. The heat-dissipating fins are radially extended from a central region, and each heat-dissipating fin comprises a fin body, a chain-connected mechanism and an extended folded plate. The chain-connected mechanism is located on an inner side of the fin body for chain-connecting the neighbor heat-dissipating fin, and the extended folded plate is located on an outer side of the fin body. The fixing ring hitches the outer side of each heat-dissipating fin, and the fixing ring is formed with a plurality of positioning folded plates along an inner ring edge thereof, so as to fix the extended folded plate and keep any two neighboring heat-dissipating fins in a unit pitch distance. | 08-06-2009 |
Ching-Hsiu Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20090291710 | METHODS FOR HANDLING AN APPARATUS TERMINATED COMMUNICATION REQUEST AND COMMUNICATION APPARATUSES UTILIZING THE SAME - A communication apparatus is provided. A first subscriber identity card is with a first address and camps on a first cell. A second subscriber identity card is with a second address and camps on a second cell. A processor determines whether a first communication status of the first subscriber identity card reaches a first limitation, determines whether a second communication status of the second subscriber identity card reaches a second limitation, and determines whether to activate a service instructing the first wireless network to transfer a first apparatus terminated communication request of the first subscriber identity card to the second subscriber identity card according to determination results for the first communication status and the second communication status, wherein the first apparatus terminated communication request is initiated from a peer communication entity to request for establishing wireless communication with the first subscriber identity card. | 11-26-2009 |
Ching-Wei Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20120032766 | Transformer for Communication Network - The transformer of the invention includes transformer windings, filter windings, pins, first bases, a second base and an insulative cover. The transformer windings and filter windings are mounted in each of the first bases and electrically connect to pins. The first bases with the transformer windings and the filter windings are mounted are mounted on the second base by inserting the pins into the second base. The insulative cover cloaks all of the components with exposing parts of the pins | 02-09-2012 |
Chun Chih Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20100224801 | PHOTO INTERRUPTER - A photo interrupter is provided. The photo interrupter includes a housing and a light emitting/receiving unit. The housing defines a recess portion and has a first engaging portion disposed in the recess portion. The light emitting/receiving unit has a second engaging portion. When the light emitting/receiving unit is disposed in the recess portion, the first engaging portion engages with the second engaging portion. | 09-09-2010 |
Hsiang-Fa Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20110165079 | PEPTIDE FOR TRANSMIGRATION ACROSS BLOOD BRAIN BARRIER AND DELIVERY SYSTEMS COMPRISING THE SAME - An isolated peptide including an amino acid sequence of SEQ ID NO: 1 is provided. The disclosure also provides a delivery system comprising a carrier having a surface, a drug or a dye encapsulated in the carrier, and the disclosed peptide (having an amino acid sequence of SEQ ID NO: 1) grafted on the surface of the carrier. | 07-07-2011 |
Shih-Hao Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20100055515 | FUEL SUPPLY CONTROL METHOD AND SYSTEM FOR FUEL CELLS - An embodiment of the invention provides a fuel supply control system to control a fuel cell system to work in a predetermined temperature range by controlling a fuel supply rate. The fuel supply control system includes a fuel supply controller and a fuel supply device. The fuel supply controller calculates a temperature variation slope to generate a first fuel supply rate by increasing or decreasing the predetermined fuel supply rate according to the relationship of system temperature and predetermined working temperature, and controls a fuel delivering rate of the fuel supply device according to the first fuel supply rate. | 03-04-2010 |
Shu-Hao Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20130173219 | METHOD AND APPARATUS FOR MEASURING PERFORMANCE OF AN APPLIANCE - A computer program product and apparatus measure performance of an information appliance. The computer program product comprises code for: a test module receiving, from a client, and recording a request for processing of a sample data by an information appliance. The test module sends the sample data received from the client to the information appliance for processing. If a request to a backend application is present, the test module also sends the request to the backend application for processing and receives and records a response from the backend application. The test module sends the response from the backend application to the information appliance for processing. A generated correlation ID is used to update a performance data table with start time and a stop time of a response for transaction sample data processed by the information appliance. | 07-04-2013 |
20140081589 | METHOD FOR MEASURING PERFORMANCE OF AN APPLIANCE - A method that measures performance of an information appliance comprises a test module receiving, from a client, and recording a request for processing of a sample data by an information appliance. The test module sends the sample data received from the client to the information appliance for processing. If a request to a backend application is present, the test module also sends the request to the backend application for processing and receives and records a response from the backend application. The test module sends the response from the backend application to the information appliance for processing. A generated correlation ID is used to update a performance data table with start time and a stop time of a response for transaction sample data processed by the information appliance. | 03-20-2014 |
Shuo-Wei Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20090305473 | METHOD FOR FABRICATING THIN FILM TRANSISTOR - A method for fabricating a thin film transistor is provided. A gate is formed on a substrate. A gate insulating layer is formed on the substrate to cover the gate. A metal oxide material layer is formed on the gate insulating layer. A photoresist layer is formed on the metal oxide material layer, in which a thickness of the photoresist layer above the gate is larger than that of the photoresist layer above two sides adjacent to the gate. A portion of the metal oxide material layer is removed to form a metal oxide active layer by using the photoresist layer as a mask. The photoresist layer above the two sides adjacent to the gate is removed and the remaining photoresist layer covers a portion of the metal oxide active layer. A source and a drain are formed on the metal oxide active layer covered by the photoresist layer. | 12-10-2009 |
Wen-Ping Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20100314765 | INTERCONNECTION STRUCTURE OF SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD FOR MAKING THE SAME - An interconnection structure includes a lower layer metal wire in a first inter-metal dielectric layer on a substrate; a second inter-metal dielectric layer on the first inter-metal dielectric layer and covering the lower layer metal wire; an upper layer metal wire on the second inter-metal dielectric layer; and a via interconnection structure in the second inter-metal dielectric layer for interconnecting the upper layer metal wire with the lower layer metal wire, wherein the via interconnection structure comprises a tungsten stud on the lower layer metal wire, and an aluminum plug stacked on the tungsten stud. | 12-16-2010 |
Yu-Chieh Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20090001144 | Package box - A package box including a bottom portion, at least one body portion and a cover portion. An empty room is formed in the body portion. The body portions include apertures. A placing room is defined between the aperture and the empty room for placing an article within. The cover portion covers the empty room and the placing room; and has a gap corresponding to the placing room. Thus, any article with a height higher than the package box still can be placed inside the package box. | 01-01-2009 |
20090026251 | Paper box structure - A paper box structure is formed of a paper material, and comprises a bottom plate and two side plates connected to both sides of the bottom plate. Each side plate comprises a top plate connected to one side of the side plate opposite to the bottom plate; and the other two sides of the side plate is connected with a main body fold plates respectively. Each main body fold plate comprises a frame plate having a central opening, a buffer plate; and at least one adjustable fold plate formed along both sides of the central opening. The frame plate is folded to form a U-shaped buffer space together with the top plate, the side plate and the bottom plate. The buffer plate is connected to one side of the frame plate near the side plate, and folded to form a step-like structure. | 01-29-2009 |
20090045247 | Paper box structure - A paper box structure formed of a paper material includes a bottom plate, a front plate, a rear plate, two side plates, a partition plate and a cover plate. The front plate is connected to one side of the bottom plate to form a front wall. The rear plate is connected to one side of the bottom plate opposite to the front plate to form a buffer space as a rear wall. Two side plates are connected to another two opposite sides of the bottom plate to form buffer spaces as side walls. A frame body is formed from the front plate, rear plate and side plates. The partition plate is disposed within the frame body to divide the frame body into upper and lower portions. The cover plate covers the buffer space formed by the bottom plate and the rear plate, and then the top of the frame body. | 02-19-2009 |
20100059582 | BOX SEALING BELT - A box sealing belt includes two sealing bands, a gap band and two fastening ears. The two sealing bands are substantially in parallel with each other. The gap band is interconnected between the two sealing bands to form two opposing concave slots therebetween. The two fastening ears are respectively disposed at two opposite ends of either one of the two sealing bands. | 03-11-2010 |
Yung-Chih Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20100149703 | ESD CLAMP CIRCUIT APPLIED TO POWER AMPLIFIER - An ESD clamp circuit applied to a power amplifier is provided. The ESD clamp circuit includes a first line, a second line, a first circuit, a second circuit, an ESD detecting unit, a buffer unit, and an ESD clamp unit. The first line is coupled to the output terminal of the power amplifier. The first circuit is coupled to the first line. The second circuit is coupled to the first circuit. The ESD detecting unit is coupled to the first circuit and the second line. The buffer unit is coupled to the second circuit, the second line and the ESD detecting unit. The ESD clamp unit is coupled to the buffer unit, the first line and the second line. Therefore, at normal operation mode, the problem of signal loss caused by the leakage current of ESD clamp circuit can be avoided. | 06-17-2010 |
20100296212 | ELECTROSTATIC DISCHARGE CLAMP CIRCUIT - An electrostatic discharge (ESD) clamp circuit is provided. The ESD clamp circuit includes a first resistor, a second resistor, a first transistor, a second transistor, and a third transistor. A clamp device of the ESD clamp circuit is implemented by the third transistor. A parasitic capacitor of the third transistor forms a detection scheme along with the second resistor to detect the ESD. The first resistor, the second resistor, the first transistor, and the second transistor form a feedback scheme to control the third transistor for discharging the ESD current. | 11-25-2010 |
Yu-Tai Liang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20110300727 | CONNECTION RECEPTACLE LOCK AND SECURITY STRUCTURE - A lock and security structure is provided for a connection receptacle and includes a connection port, a pawl portion, and a lock and security portion. The connection port forms a receiving space and a slide channel defined in a surface of the receiving space. The pawl portion includes at least one fixed end and the pawl portion is located adjacent to an end surface of the connection port. The pawl portion forms at least one barb. The lock and security portion includes a bar portion and a board portion. The bar portion is formed on one end of the board portion. The lock and security portion is movable along the slide channel in an extension direction of the slide channel. When the lock and security portion is moved to a first position, the bar portion engages the pawl portion. When the lock and security portion is moved to a second position, the bar portion disengages from the pawl portion. | 12-08-2011 |
20120142220 | TERMINAL HOLDER OF PATCH PANEL - A structure of terminal holder of patch panel includes a holder body, which has a top surface forming a first wall. The first wall forms a plurality of through holes. The holder body has opposite ends each forming a second wall. At least one extension portion projects from at least one of the second walls of the holder body. A recess is formed between an underside of the extension portion and the corresponding second wall. As such, the performance of a cable fastener band for fastening and positioning can be improved and convenience of easy removal of the cable fastener band with tool cutting or manual removal is realized. | 06-07-2012 |