Wu, Keelung City
Chang-Lung Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20130270081 | Key Pad Structure of Keyboard and Method for Manufacturing the Same - The present invention provides a key pad structure for a keyboard. The key pad structure comprises a circuit board, an elastic portion, a key cap and a supporting structure. The elastic portion is disposed on the circuit board that has a plurality of through holes. The key cap is disposed above the elastic portion. Additionally, the supporting structure is partially pivoted within the through holes and below the key cap. The supporting structure allows the key cap to move in a linear up-and-down motion with respect to the circuit board. In detail, when the key cap moves downwards from an initial position, the switch of the circuit board is thus, activated. Then, the key cap moves upwards to return to the initial position from the resilience provided from the elastic portion. | 10-17-2013 |
20150340176 | KEYBOARD HAVING TOUCH MODE AND CHARACTER MODE AND METHOD FOR OPERATING THE SAME - The present invention is a keyboard having a touch mode and a character mode. The keyboard includes a circuit board having multiple through holes, a plurality of elastic portions disposed on the circuit board, a plurality of key caps being arrayed and adjacent to each other and a plurality of supporting structures. The key caps define a plurality of character buttons and at least one switching button, and the keyboard enters the touching mode or the character mode by activating the switching button. In the touch mode, the adjacent character buttons allow to be touched and pressed to make the circuit board to output a touch or a sliding signal. In the character mode, each character button is touched and pressed to make the circuit board to output character signal from the circuit board. | 11-26-2015 |
Cheng Da Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20090039295 | DETACHABLE INNER SHIELD - A detachable inner shield suitable for an isolation bushing of an ion implanter is provided. The inner shield is mounted on an inside of the isolation bushing and completely fitting the inside of the isolation bushing. | 02-12-2009 |
20090291548 | METHOD FOR PREPARING P-TYPE POLYSILICON GATE STRUCTURE - A method for preparing a P-type polysilicon gate structure comprises the steps of forming a gate oxide layer on a substrate, forming an N-type polysilicon layer on the gate oxide layer, performing a first implanting process to convert the N-type polysilicon layer into a P-type polysilicon layer, performing a second implanting process to implant P-type dopants into a portion of the P-type polysilicon layer near the interface between the gate oxide layer and the P-type polysilicon layer, and performing a thermal treating process at a predetermined temperature for a predetermined period to complete the P-type polysilicon gate structure. | 11-26-2009 |
20090298284 | METHOD FOR PREPARING INTEGRATED CIRCUIT STRUCTURE WITH POLYMORPHOUS MATERIAL - A method for preparing an integrated circuit structure performs a deposition process to form a precursor layer on a substrate, and the precursor layer has a phase transition property in a transition temperature region. Subsequently, a first thermal treating process is performed at a first temperature to transform the precursor layer into a polymorphous layer possessing a predetermined crystalline phase, and the first temperature is higher than an upper limit of the temperature of the transition temperature region. | 12-03-2009 |
20100050939 | METHOD FOR DETERMINING THE PERFORMANCE OF IMPLANTING APPARATUS - A method for determining the performance of an implanting apparatus comprises the steps of forming a dopant barrier layer on a substrate, forming a target layer on the dopant barrier layer, performing an implanting process by using the implanting apparatus to implant dopants into the target layer such that the target layer becomes conductive, measuring at least one electrical property of the target layer, and determining the performance of the implanting apparatus by taking the electrical property into consideration. In one embodiment of the present invention, the dopant barrier layer is silicon nitride layer, the target layer is a polysilicon layer, and the electrical property is the sheet resistance of the conductive polysilicon layer. | 03-04-2010 |
Cheng-Hua Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20150318858 | Clock generation circuit and method thereof - This invention discloses a clock generation circuit and a clock generation method for generating a clock. The clock generation circuit includes a reference clock generation circuit, which is installed in a chip for independently generating a reference clock; a temperature sensor for sensing an ambient temperature to generate temperature information; a temperature compensation module, coupled to the temperature sensor, for generating a temperature compensation coefficient according to the temperature information; and a clock adjusting circuit, coupled to the clock generation circuit, for generating the clock according to the reference clock and the temperature compensation coefficient. The temperature compensation module generates the temperature compensation coefficient dynamically such that the frequency of the clock approaches a target frequency and does not substantially vary with the temperature. | 11-05-2015 |
Cheng-Hung Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20160055631 | DEFECT DIAGNOSIS - A method for diagnosing a defect is provided. A first candidate pair comprises a first defect candidate and a second defect candidate. A first pattern is generated to distinguish one or more faults of the first defect candidate from one or more faults of the second defect candidate. The first defect candidate is removed responsive to determining that the first pattern does not detect the first defect candidate and determining that an automatic test equipment (ATE) failure log associates the first pattern with failure. Removing the first candidate pair, as well as additional candidate pairs when possible, promotes diagnosis efficiency by reducing a number of computations required. | 02-25-2016 |
Cheng-Nan Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20110109249 | DIMMABLE LED LAMP AND DIMMABLE LED LIGHTING APPARATUS - A dimmable light-emitting diode (LED) lamp and a dimmable LED lighting apparatus thereof are provided. The dimmable LED lamp includes a bridge rectifier, a toggle detector, a sustain voltage supply circuit, a counter, an LED light source, and an LED lighting driver. The bridge rectifier receives a source alternating current (AC) voltage through a wall switch and provides a rectified direct current (DC) voltage. The toggle detector monitors a toggle action of the wall switch. The sustain voltage supply circuit provides a sustain voltage. The counter receives the sustain voltage for operation. Moreover, the counter stores and provides an counting value that changes when the toggle detector detects the toggle action. The LED lighting driver converts the rectified DC voltage to a constant current to drive the LED light source. The LED lighting driver also provides multi-level dimming to the LED light source according to the counting value. | 05-12-2011 |
Cheng-Ta Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20090280654 | METHOD OF FORMING A SILICON NITRIDE LAYER ON A GATE OXIDE FILM OF A SEMICONDUCTOR DEVICE AND ANNEALING THE NITRIDE LAYER - A process for forming a silicon nitride layer on a gate oxide film as part of formation of a gate structure in a semiconductor device includes: forming a layer of silicon nitride on top of a gate oxide film on a semiconductor substrate by a nitridation process, heating the semiconductor substrate in an annealing chamber, exposing the semiconductor substrate to N | 11-12-2009 |
Che-Wei Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20130321056 | BOOTSTRAP CIRCUIT - A bootstrap circuit includes an input terminal, an inverting input terminal, an output terminal, an inverting output terminal, a first sub-bootstrap circuit, a second sub-bootstrap circuit, and a charging path providing circuit. The first sub-bootstrap circuit includes a first bootstrap capacitor, a first charging path, a first discharging path, and a first high voltage providing path. The charging path providing circuit includes a third charging path. In response to a high voltage level inputted into the input terminal, the first charging path and the third charging path are turned on, the first bootstrap capacitor is charged to a capacitor voltage, and the first discharging path is turned on to discharge the output terminal. In response to a low voltage level inputted into the input terminal, a first superimposed voltage including the high voltage level and the capacitor voltage is provided to the output terminal. | 12-05-2013 |
Chih-Wei Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20120190007 | METHOD AND SYSTEM FOR MONITORING AND RECORDING A VIRAL INFECTION PROCESS AND THAT FOR SCREENING VACCINES - The present invention relates to a method and system for monitoring and recording a viral infection process and that for screening vaccines, which is characterized by providing a microcantilever detection device, which comprises a microcantilever comprising a contact area having an macromolecular material attached thereon; allowing host cell to be attached to the macromolecular material; allowing a sample containing a test virus or vaccine to be loaded into the contact area to make the test virus or vaccine to contact the host cells attached to the macromolecular material so as to produce a deflection of the microcantilever; and recording the deflection in a time course manner so as to obtain a deflection profile that can used as a basis for determining the viral infection process or the potential efficacy of the vaccines. | 07-26-2012 |
20120276526 | METHOD AND SYSTEM FOR MONITORING AND RECORDING VIRAL INFECTION PROCESS AND SCREENING FOR AGENTS THAT INHIBIT VIRUS INFECTION - The present invention relates to a method for monitoring and recording a viral infection process, which is characterized by providing a microcantilever detection device, which comprises a microcantilever comprising a contact area having an macromolecular material attached thereon; loading host cells to the contact area to allow the host cells to be attached to the macromolecular material; loading virus to the contact area to make the virus to contact the host cells attached thereto whereby a deflection level of the microcantilever is produced; and recording the deflection level in a time course manner so as to obtain a deflection curve that can be used as a basis for monitoring and recording the viral infection process. The method of the invention can also be used for screen for an agent that inhibits virus infection. | 11-01-2012 |
Ching-Mao Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20130155359 | BIAXIAL RETARDATION FILM AND FABRICATION METHOD THEREOF - A biaxial retardation film is disclosed, including a substrate, wherein the substrate includes an alignment film thereon or an alignment-treated surface; and an optically anisotropic coating on the substrate, wherein the optically anisotropic coating includes a top layer and a bottom layer, wherein the bottom layer is a parallel aligned liquid crystal layer along an alignment direction of the substrate, and the top layer is a vertically aligned hexagonal pillar array liquid crystal layer, wherein three-dimensional refractive indices of the optically anisotropic coating satisfy a relationship n | 06-20-2013 |
20150183950 | HYBRID CARBON BLACK, COATING COMPOSITION AND SHIELDING MATERIAL EMPLOYING THE SAME - A hybrid carbon black, a coating composition, and a shielding material employing the same are provided. The hybrid carbon black includes a core of carbon black, and a cross-linked network polymer film covering the whole surface of the carbon black overall. In particular, the carbon black core has a mass fractal dimension between 2 and 3 and a surface fractal dimension between 2 and 2.5, and the cross linking network polymer film includes a product obtained by crosslinking a composition including a styrene monomer and a divinylbenzene monomer. | 07-02-2015 |
Chun-An Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20150059852 | FLEXIBLE PHOTOVOLTAIC APPARATUS - The invention discloses a flexible photovoltaic apparatus including a composite fabric structure, a thin film photovoltaic device and a protection layer. The thin film photovoltaic device is bonded on an upper surface of the composite fabric structure. The protection layer is transparent, and is bonded on the thin film photovoltaic device and the upper surface of the composite fabric structure such that two terminals of the thin film photovoltaic device are exposed. A lower surface of the composite fabric structure serves as a decorative surface. | 03-05-2015 |
Fu-Wen Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20140256165 | CONNECTOR - A connector includes a lower casing, a circuit board, a connecting head, multiple puncturing terminals, an upper casing and an upper lid. The lower casing includes a base and at least one support pole provided on the base. The base has an accommodating slot. The circuit board disposed in the accommodating slot. The connecting head is disposed on the base, and is electrically connected to the circuit board. The puncturing terminals are disposed on the circuit board. The upper casing includes a casing body, a cantilever structure extending from one side of the casing body and a cable holder located on the cantilever structure. The upper lid is disposed on the upper casing body. The upper lid has a release position and an open position relative to the casing body. | 09-11-2014 |
20140273605 | CONNECTOR - A connector includes a casing, a circuit board, a joint and an adapter. The casing has an accommodating space. The circuit board, located in the accommodating space, has multiple conductive contacts. The joint, assembled on the casing, is electrically connected to the circuit board. The adapter module, detachably assembled in the accommodating space, includes a first body, a second body and multiple piercing terminals. The first body has multiple insertion slots. The second body is combined with the first body. The multiple piercing terminals, located on the second body, correspond to the insertion slots and are electrically connected to the multiple conductive contacts. | 09-18-2014 |
20150255936 | CONNECTOR AND ASSEMBLY METHOD FOR TRANSMISSION ASSEMBLY OF CONNECTOR - A connector includes an insulated housing having a slot and a transmission assembly located inside the insulated housing. The transmission assembly includes a main circuit board, an expanded circuit board, a plurality of first terminals and at least one second terminal. The expanded circuit board is stacked on the main circuit board and a first lateral side and a second lateral side of the expanded circuit board which are opposite to each other has a plurality of first electrical contacts and at least one second electrical contact, respectively. The first terminals and the at least one second terminal are plugged in the main circuit board. One ends of the first terminals are in electrical contact with the first electrical contacts respectively. The other ends of the first terminals bend and extend towards the second lateral side of the expanded circuit board. | 09-10-2015 |
Hung-Yi Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20120070952 | REMOVING METHOD OF A HARD MASK - A removing method of a hard mask includes the following steps. A substrate is provided. At least two MOSFETs are formed on the substrate. An isolating structure is formed in the substrate and located between the at least two MOSFETs. Each of the MOSEFTs includes a gate insulating layer, a gate, a spacer and a hard mask on the gate. A protecting structure is formed on the isolating structure and the hard mask is exposed from the protecting structure. The exposed hard mask is removed to expose the gate. | 03-22-2012 |
20120329280 | METHOD FOR FORMING PHOTORESIST PATTERNS - A method for forming photoresist patterns includes providing a substrate, forming a bi-layered photoresist on the substrate, and performing a photolithography process to pattern the bi-layered photoresist. The bi-layered photoresist includes a first photoresist layer and a second photoresist layer positioned between the first photoresist layer and the substrate. The first photoresist layer has a first refraction index and the second photoresist layer has a second refraction index, and the second refraction index is larger than the first refraction index. | 12-27-2012 |
20130137256 | SEMICONDUCTOR PROCESS - A semiconductor process is provided. The prior steps include: a first gate including a first cap layer and a second gate including a second cap layer are formed on a substrate. A hard mask layer is formed to cover the first gate and the second gate. The material of the hard mask layer is different from the material of the first cap layer and the second cap layer. The hard mask layer is removed entirely after a lithography process and an etching process are performed. The following steps include: a material is formed to entirely cover the first gate and the second gate. The material, the first gate and the second gate are etched back to make the first gate and the second gate have the same level and expose layers in both of them. | 05-30-2013 |
20130210237 | PHOTORESIST REMOVAL METHOD AND PATTERNING PROCESS UTILIZING THE SAME - A photoresist removal method is described. A substrate having thereon a positive photoresist layer to be removed is provided. The positive photoresist layer is UV-exposed without using a photomask. A development liquid is used to remove the UV-exposed positive photoresist layer. The substrate as provided may further have thereon a sacrificial masking layer under the positive photoresist layer. The sacrificial masking layer is removed after the UV-exposed positive photoresist layer is removed. | 08-15-2013 |
20150076623 | METAL GATE TRANSISTOR AND METHOD FOR FABRICATING THE SAME - A method for fabricating metal gate transistor is disclosed. The method includes the steps of: providing a substrate having a NMOS region and a PMOS region; forming a dummy gate on each of the NMOS region and the PMOS region respectively; removing the dummy gates from each of the NMOS region and the PMOS region; forming a n-type work function layer on the NMOS region and the PMOS region; removing the n-type work function layer in the PMOS region; forming a p-type work function layer on the NMOS region and the PMOS region; and depositing a low resistance metal layer on the p-type work function layer of the NMOS region and the PMOS region. | 03-19-2015 |
20150243754 | SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD OF THE SAME - A semiconductor structure and a manufacturing method thereof are disclosed. The semiconductor structure includes an isolation layer, a gate dielectric layer, a first work function metal, a first bottom barrier layer, a second work function metal, and a first top barrier layer. The isolation layer is formed on a substrate and has a first gate trench. The gate dielectric layer is formed in the first gate trench. The first work function metal is formed on the gate dielectric layer in the first gate trench. The first bottom barrier layer is formed on the first work function metal. The second work function metal is formed on the first bottom barrier layer. The first top barrier layer is formed on the second work function metal. | 08-27-2015 |
20160035854 | METHOD FOR FABRICATING SEMICONDUCTOR DEVICE - A method for fabricating metal gate transistor is disclosed. The method includes the steps of: providing a substrate having a NMOS region and a PMOS region; forming a dummy gate on each of the NMOS region and the PMOS region respectively; removing the dummy gates from each of the NMOS region and the PMOS region; forming a n-type work function layer on the NMOS region and the PMOS region; removing the n-type work function layer in the PMOS region; forming a p-type work function layer on the NMOS region and the PMOS region; and depositing a low resistance metal layer on the p-type work function layer of the NMOS region and the PMOS region. | 02-04-2016 |
20160104786 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME - A method for fabricating semiconductor device is disclosed. The method includes the steps of: providing a substrate having an interlayer dielectric (ILD) layer thereon; forming a first recess, a second recess, and a third recess in the ILD layer; forming a material layer on the ILD layer and in the first recess, the second recess, and the third recess; performing a first treatment on the material layer in the first recess; and performing a second treatment on the material layer in the first recess and second recess. | 04-14-2016 |
Jun Mein Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20100194679 | GESTURE RECOGNITION SYSTEM AND METHOD THEREOF - A gesture recognition system includes an image pick-up device, a processor, an operation engine, an optimal template selection means, and a display terminal. The image pick-up device is for capturing an image containing a natural gesture. The processor is for finding out a skin edge of a skin part from the image, and then classifying the skin edge into multiple edge parts at different angles. The operation engine has multiple parallel operation units and multiple gesture template libraries of different angle classes. These parallel operation units respectively find out gesture templates most resembling the edge parts in the gesture template libraries of different angle classes. The optimal template selection means selects an optimal gesture template from the resembling gesture templates found out by the parallel operation units. The display terminal is for displaying an image of the optimal gesture template. Thereby, marker-less and real-time gesture recognition is achieved. | 08-05-2010 |
20110161061 | COLLISION SIMULATION METHOD OF THREE DIMENSIONAL OBJECT - A collision simulation method of a three dimensional (3D) object is provided, wherein the 3D object is composed of a plurality of polygonal meshes. First, a collision between the polygonal meshes and an object is detected. When one of the polygonal meshes is collided by the object, at least one virtual vertex is generated at a first position where the polygonal mesh is collided by the object, wherein the polygonal mesh includes a plurality of vertexes. Then, the virtual vertex is connected to the vertexes to form a plurality of sub meshes. Next, a force between the object and the virtual vertex is calculated to update the first position of the virtual vertex into a second position. After that, forces between the virtual vertex and the vertexes are calculated according to the second position of the virtual vertex so as to update the positions of the vertexes. | 06-30-2011 |
Meng-Fan Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20140282341 | FLEXIBLE PATTERN-ORIENTED 3D PROFILE FOR ADVANCED PROCESS NODES - The present disclosure relates to a method of RC extraction that provides for a fast development time and easy maintenance. In some embodiments, the method provides a graphical representation of an integrated chip layout having a plurality of integrated chip components. A plurality of pattern based graphical features are then determined. Respective pattern based graphical features define a structural aspect of an integrated chip component. One of the plurality of integrated chip components is defined as a pattern oriented function having inputs of one or more of the pattern based graphical features. The pattern oriented function determines a shape of the one of the plurality of integrated chip components based upon a relation between the plurality of inputs. By determining a shape of an integrated chip component using a pattern oriented function, the complexity of RC profiles can be reduced. | 09-18-2014 |
20140282342 | SYSTEMS AND METHODS FOR TUNING TECHNOLOGY FILES - A method generally comprises arranging a plurality of layer combinations into a plurality of groups such that each of the layer combinations is assigned to at least one group. A shifting analysis is performed on a plurality of benchmark circuits for each of the groups. At least one tuning vector value is calculated based, at least in part, on a plurality of criteria vectors of the benchmark circuits. A shift is applied on each of the groups by the tuning vector value and a technology file, such as a 2.5 dimensional RC techfile, is regenerated. | 09-18-2014 |
Meng-Lin Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20130102340 | SURROUNDING CELL MONITORING METHOD - A surrounding cell monitoring method is applied in a mobile terminal wirelessly communicating with a first cell through a first target channel. The surrounding cell monitoring method includes the steps of: determining whether adjacent channel interference (ACI) of the target channel exists; determining whether a first power level of the adjacent channel is greater than a second power level of the target channel by a threshold difference when the ACI exists, when the ACI does exist; determining whether an adjacent BSIC of the adjacent channel can be decoded when the first power level is greater than the second power level by the threshold difference; and skipping an operation of decoding a target BSIC of the target channel when the adjacent BSIC of the adjacent channel can be decoded successfully. | 04-25-2013 |
20150282156 | HANDHELD DEVICE AND FREQUENCY TRACKING METHOD THEREOF - A handheld device and a frequency tracking method thereof are provided. The handheld device comprises an oscillator, a radio frequency (RF) chip, a modem module, a first thermal sensor and a thermal module. The oscillator generates an oscillation signal with an oscillation frequency. The RF chip is electrically connected to the oscillator and configured to receive a paging signal from a paging channel and an RF signal from a non-regular channel based on the oscillation signal. The modem module is electrically connected to the RF chip. The first thermal sensor disposed close to the oscillator measures a heat source temperature. The thermal module electrically connected to the modem module and the first thermal sensor enables the modem module to execute a frequency compensation process by using the RF signal of both the paging signal and the RF signal according to the heat source temperature. | 10-01-2015 |
Ming-Yang Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20100119172 | Fisheye Correction with Perspective Distortion Reduction Method and Related Image Processor - A fisheye correction with perspective distortion reduction method used for saving memory space and reducing perspective distortion includes a coordinate transformation function, a fisheye distorted image and a fisheye corrected image, the fisheye corrected image includes a plurality of pixels, for each pixel of the plurality of pixels, orderly calculating a coordinate value in the fisheye distorted image, and according to the coordinate value, calculating a pixel value of the fisheye corrected image via an interpolation method, wherein the coordinate transformation function includes a fisheye correction coordinate transformation, a perspective distortion reduction coordinate transformation and an image crop and scale coordinate transformation. | 05-13-2010 |
Pin-Yi Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20150252790 | FLUID POWER GENERATING APPARATUS - A fluid power generating apparatus includes a loading seat, a power generating mechanism, a transmission mechanism and a generator. The power generating mechanism includes a primary shaft, a plurality of driving wheels and a fan. The driving wheels with the fan are connected to the primary shaft and simultaneously rotate. The transmission mechanism includes a driven shaft, a plurality of driven wheels and a hollow body. The rotating direction of the driven shaft and the hollow body is different. The generator includes a primary rotor and a secondary rotor. The primary rotor is connected to the driven shaft. The secondary rotor is connected to the hollow body. | 09-10-2015 |
Sheng-Wen Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20120110783 | Coupling element, injection molding object with the coupling element implanted therein, and injection mold for manufacturing the injection molding object - A coupling element, an injection molding object with the coupling element implanted therein, and an injection mold for manufacturing the injection molding object are provided. The coupling element has two reversely extended fixing ribs. The injection mold has a first mold and a second mold. The first mold has a first molding cavity and two positioning blocks separated by the first molding cavity. The second mold has a second molding cavity. When the first mold and the second mold are shut together and their molding cavities combine to define a closed room, the positioning blocks hold the coupling element by clamping the fixing ribs so the coupling element is suspended in midair of the closed room. | 05-10-2012 |
20140093308 | COUPLING ELEMENT AND INJECTION MOLDING OBJECT WITH THE COUPLING ELEMENT IMPLANTED THEREIN - A coupling element, an injection molding object with the coupling element implanted therein are provided. The coupling element has two reversely extended fixing ribs. The injection mold has a first mold and a second mold. The first mold has a first molding cavity and two positioning blocks separated by the first molding cavity. The second mold has a second molding cavity. When the first mold and the second mold are shut together and their molding cavities combine to define a closed room, the positioning blocks hold the coupling element by clamping the fixing ribs so the coupling element is suspended in midair of the closed room. | 04-03-2014 |
Shih-Wei Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20130171492 | BATTERY PACK - A packaging structure, packaging material and a packaging method for a battery pack including multiple battery cell units, multiple conductive units and one or more packaging materials are provided. The conductive units are electrically connected to the battery cell units. The packaging material is filled to gaps between the battery cell units and tightly bonded to surfaces of the battery cell units. The battery pack has an integrated structure. Therefore, the battery cell units do not move relative to each other, and breaking of connections between the battery cell units and a conductive metal line or sheet can be avoided. | 07-04-2013 |
Sui-An Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20090219701 | SLIDING FLAT PANEL DISPLAY AND KEYBOARD MODULE - Embodiments for a slider mounting module suitable for mounting a KVM assembly to a server rack are provided. In one embodiment, the slider mounting module includes a front rack mount and a back rack mount which are configured to couple together and be secured to a server rack. The coupling of the front rack mount to the back rack mount is adjustable to accommodate different depth server racks. The slider mounting module includes a front move plate slidably coupled to the front rack mount and a back move plate slidably coupled to the back rack mount. The front and back rack mounts provide a mounting surface for KVM assembly. | 09-03-2009 |
Tung-Jung Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20110068774 | KILOWATT-HOUR METER WITH REMOTE ENVIRONMENT DETECT AND CONTROL - A kilowatt-hour meter with remote environment detect and control is provided. Besides calculating and display a quantity of used electricity through the kilowatt-hour meter, the kilowatt-hour meter with remote environment detect and control can also perform remote data collection and environment detect and control through an Ethernet. A plurality of the kilowatt-hour meters with remote environment detect and control can be connected through network connection, so as to detect and control situations related to safety of using electricity such as over current warning, environment state, access control, etc., for prompt processing. | 03-24-2011 |
Yu-Mei Wu, Keelung City TW
Patent application number | Description | Published |
---|---|---|
20150158716 | MECHANISM FOR FORMING MEMS DEVICE - Embodiments of mechanisms for forming a micro-electro mechanical system (MEMS) device are provided. The MEMS device includes a substrate and a MEMS substrate disposed on the substrate. The MEMS substrate includes a movable element, a fixed element and at least a spring connected to the movable element and the fixed element. The MEMS device also includes a polysilicon layer on the movable element. | 06-11-2015 |