Jih-Nung
Jih-Nung Lee, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20100235695 | MEMORY APPARATUS AND TESTING METHOD THEREOF - A memory apparatus and a related testing method are provided in the present invention. The memory apparatus includes a memory and a testing module. The testing module includes an error recording unit for recording corresponding addresses of bit errors occurred in the memory. The testing module determines whether the memory has multi-bit error according to the addresses recorded in the error recording unit. The memory is an ECC memory. | 09-16-2010 |
Jih-Nung Lee, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20090265592 | MEMORY DEVICE AND TEST METHOD THEREOF - The present invention provides a memory device and a test method thereof that can detect a coupling fault between two memory arrays. The memory device includes a memory array unit and a test module. The memory array unit includes a value memory array and a mask memory array. The test module is coupled to the memory array unit for generating a test pattern signal that is based on a test rule and that is provided to the memory array unit for performing testing on the memory array unit. The test rule includes a number (M) of first test segments for testing the value memory array and a number (N) of second test segments for testing the mask memory array. The first test segments and the second test segments are interleaved in the test rule. | 10-22-2009 |
Jih-Nung Lee US
Patent application number | Description | Published |
---|---|---|
20090106611 | Microelectronic device and pin arrangement method thereof - The present invention provides a microelectronic device with a circuit core and a boundary scan test interface sharing a number of pre-selected pins. In the mode of a boundary scan test, the boundary scan test interface manipulates the input and output of the test signal through the shared pins. Pins necessary for the microelectronic device are therefore reduced. | 04-23-2009 |
Jih-Nung Lee, Hsin Chu County TW
Patent application number | Description | Published |
---|---|---|
20120274310 | ELEMENT MEASUREMENT CIRCUIT AND METHOD THEREOF - An element measurement circuit is provided, comprising a oscillator for generating a first oscillation clock and second oscillation clock, a frequency divider for dividing the first oscillation clock to generate a third oscillation clock and for dividing the second oscillation clock to generate a fourth oscillation clock, a frequency detector for detecting the third oscillation clock to generate a first count value and for detecting the fourth oscillation clock to generate a second count value, and a controller for generating a first oscillation period according to the first count value, for generating a second oscillation period according to the second count value, and for generating a measurement value according to the first oscillation period and the second oscillation period. | 11-01-2012 |
20120326701 | Configurable Process Variation Monitoring Circuit of Die and Monitoring Method Thereof - The present invention discloses a configurable process variation monitoring circuit of a die and monitoring method thereof. The monitoring method includes a ring oscillator, a frequency divider and a frequency detector. The ring oscillator includes a plurality of first standard cells, a plurality of second standard cells and a plurality of multiplexers. The ring oscillator generates an oscillation signal in a first mode or a second mode according to a selection signal. The frequency divider is coupled to the ring oscillator and divides the oscillation signal by a value to generate a divided signal. The frequency divider is coupled to the frequency divider and counts periods of the divided signal by a base clock to generate an output value where the output value is related to the process variation. | 12-27-2012 |