Ikeda, Kawasaki
Hirokazu Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20080244580 | Redundant configuration method of a storage system maintenance/management apparatus - Provided is a method of managing a computer system including a plurality of storage systems and a plurality of management appliances for managing the plurality of storage systems. A first management appliance and a second management appliance hold an identifier of a first storage system and management data obtained from the first storage system. The method includes the steps of: selecting a third management appliance from the plurality of management appliances when a failure occurs in the first management appliance; transmitting the identifier held in the second management appliance from the second management appliance to the selected third management appliance; and holding the identifier transmitted from the second management appliance in the selected third management appliance. Thus, it is possible to prevent, after failing-over due to an abnormality of a maintenance/management appliance, a single point of failure from occurring to reduce reliability of the maintenance/management appliance. | 10-02-2008 |
20110047410 | REDUNDANT CONFIGURATION METHOD OF A STORAGE SYSTEM MAINTENANCE/MANAGEMENT APPARATUS - Provided is a method of managing a computer system including a plurality of storage systems and a plurality of management appliances for managing the plurality of storage systems. A first management appliance and a second management appliance hold an identifier of a first storage system and management data obtained from the first storage system. The method includes the steps of selecting a third management appliance from the plurality of management appliances when a failure occurs in the first management appliance; transmitting the identifier held in the second management appliance from the second management appliance to the selected third management appliance; and holding the identifier transmitted from the second management appliance in the selected third management appliance. Thus, it is possible to prevent, after failing-over due to an abnormality of a maintenance/management appliance, a single point of failure from occurring to reduce reliability of the maintenance/management appliance. | 02-24-2011 |
Katsuhiko Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090231824 | Plug-in unit-mounting structure and electronic apparatus - A plug-in unit-mounting structure which makes it possible to efficiently accommodate plug-in units without being dependent on the structure of a shelf. The plug-in unit-mounting structure comprises a shelf that has connectors disposed on a back wiring board, for being fitted to the plug-in units, and at least one mounting frame that is mounted in the shelf, for each accommodating an associated one of the plug-in units, and enabling the plug-in unit to be inserted in and removed from an associated one of the connectors, the mounting frame being provided with a guide rail which enables a position of disposition of the plug-in unit to be changed according to a size of the plug-in unit. This makes it possible to efficiently accommodate plug-in units without being dependent on the structure of a shelf. | 09-17-2009 |
20100103633 | CASE OF AN ELECTRONIC DEVICE - A case for an electronic device includes a printed circuit board; a frame capable of storing the printed circuit board; a back board equipped on a back side of the frame, and including a connector for connecting the printed circuit board; rail holders equipped in predetermined positions of the frame and extending from a front side of the case to the back board; and guide rails engaged with the rail holders respectively and including engagement parts capable of engaging with the rail holders respectively, and holding parts for holding both ends of the frame, and extending in accordance with the rail holders, respectively. | 04-29-2010 |
Katsuhiro Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090129498 | MIMO DEMODULATOR AND METHOD FOR THE SAME - Channel estimates calculated by a channel estimator ( | 05-21-2009 |
Kazuto Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20100022080 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE - The method of manufacturing the semiconductor device includes nitridizing a silicon substrate with ammonia while heating the silicon substrate, then heating the silicon substrate in an atmosphere containing nitrogen and oxygen to form a gate insulating film including a silicon-based insulating film containing nitrogen and oxygen, then annealing the silicon substrate in an oxygen atmosphere, and forming a gate electrode on the gate insulating film. | 01-28-2010 |
Kazuya Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20140289506 | APPARATUS AND METHOD FOR UPDATING A DEVICE - An apparatus for updating a device, includes: a card configured to include a first device; a controller configured to acquire first circuit data from the card and to update a second device by using the first circuit data; and a storage unit configured to store, from the card, second circuit data for updating the first device, wherein the controller acquires the second circuit data stored in the storage unit and updates the first device by using the second circuit data. | 09-25-2014 |
Keiichi Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20140165205 | EQUIPMENT-INFORMATION TRANSMITTING APPARATUS, SERVICE CONTROL APPARATUS, EQUIPMENT-INFORMATION TRANSMITTING METHOD, AND COMPUTER PRODUCTS - An information generating unit generates identification information for an equipment based on environment information of the equipment. A search-result transmitting unit searches, when an information output request for equipment information generated based on the identification information is received, a database for the equipment information corresponding to the identification information, and transmits a search result as information indicating whether the equipment is allowed to receive a service. | 06-12-2014 |
Keiji Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20110045663 | Field-effect transistor and method for fabricating the same - A field-effect transistor that increases the operation speeds of complementary field-effect transistors. Each of an nMOSFET and a pMODFET has a Ge channel and source and drain regions formed of an NiGe layer. The height of Schottky barriers formed at a junction between a channel region and the source region of the nMOSFET and at a junction between the channel region and the drain region of the nMOSFET is changed by very thin high-concentration segregation layers formed by making As atoms, Sb atoms, S atoms or the like segregate at the time of forming the NiGe layer. As a result, Schottky barrier height suitable for the nMOSFET and the pMODFET can be obtained, this being capable of realizing high-speed CMOSFETS. | 02-24-2011 |
Kentaro Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20150270255 | SEMICONDUCTOR DEVICE - A semiconductor device according to the embodiments includes: a first normally-off transistor including a first source terminal, a first drain terminal, and a first gate terminal; a normally-on transistor including a second source terminal connected to the first drain terminal, a second drain terminal, and a second gate terminal connected to the first source terminal; a protection element provided between the first gate terminal and the second drain terminal, and having breakdown voltage lower than breakdown voltage of the normally-on transistor; and a first diode including a first anode connected to the second drain terminal and a first cathode connected to the protection element. | 09-24-2015 |
Kiyohiko Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090262494 | INFORMATION PROCESSING DEVICE AND DISPLAY DEVICE - An information processing device has: a support stand having a base that lies flat and a pole that stands on the base; a processing unit that performs data processing; a display panel that displays an image; and a storage unit that stores information. The device further has an adaptor that supports the processing unit and the storage unit, when the adaptor is attached to the support stand. The adaptor also supports the display panel such that the processing unit and the storage unit are hidden behind the display panel. | 10-22-2009 |
20110038117 | INFORMATION PROCESSING DEVICE AND DISPLAY DEVICE - An information processing device has: a support stand having a base that lies flat and a pole that stands on the base; a processing unit that performs data processing; a display panel that displays an image; and a storage unit that stores information. The device further has an adaptor that supports the processing unit and the storage unit, when the adaptor is attached to the support stand. The adaptor also supports the display panel such that the processing unit and the storage unit are hidden behind the display panel. | 02-17-2011 |
20110227800 | DISPLAY DEVICE HAVING AN ANTENNA AND METHOD OF MANUFACTURING SAME - A display device and a method of manufacturing the same, the display includes: an electrode plate operable to have a radio-frequency wave to pass therethrough; a light-emitting portion disposed in a direction of one surface of the electrode plate, the light-emitting portion including the electrode plate serving as a back electrode; and an antenna disposed in a direction of another surface of the electrode plate, the antenna having a stripline structure or a microstrip line structure and using a potential of the electrode plate as a reference potential. | 09-22-2011 |
Mamoru Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20100289684 | ANALOG-DIGITAL CONVERTER CIRCUIT AND ANALOG-DIGITAL CONVERSION METHOD - Provided is an analog-digital converter circuit including: a comparison unit that sequentially compares an analog input voltage with reference voltages, which sequentially vary, and outputs a comparison result as a digital value; a standard voltage generation unit that generates a standard voltage for correcting the reference voltages; a storage unit that stores a comparison result of the standard voltage obtained by the comparison unit; and a reference voltage generation unit that generates the reference voltages based on the comparison result of the standard voltage. | 11-18-2010 |
Mitsutoshi Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20100040071 | COMMUNICATION SYSTEM - A communication system for performing communications on a network, including: a user terminal; and an edge node disposed at an edge of a provider domain and having a transfer control portion for controlling forwarding of packets forwarded from an originating user terminal or packets forwarded from another edge node. When definitions of important flow packets are set in the edge node, the transfer control portion establishes a connection for transfer of important flow packets between an edge node with which the originating user terminal is connected and an edge node with which a destination user terminal is connected. | 02-18-2010 |
Motohisa Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20100117714 | Semiconductor Integrated Circuit - A semiconductor integrated circuit that carries out intermittent operation, includes a processor block; an logical operation block other than a processor; a first switch part configured to supply a normal operation voltage to the logical operation block other than a processor; a second switch part configured to supply the normal operation voltage to the processor block; a third switch part configured to supply a data holding voltage lower than the normal operation voltage to the processor block; and a fourth switch part configured to be turned on, when the second switch means is turned off and the third switch means is turned on, and supply the data holding voltage to the processor block. | 05-13-2010 |
Norihiro Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090132893 | RECEIVING DEVICE AND DECODING METHOD THEREOF - A receiving device in a communication system that separates one frame of information bits into plural blocks, performs turbo encoding of the information bits of each block and transmits the result, and decodes the encoded information bits, where the receiving device includes plural decoders number of which is less than the number of blocks per frame. Each decoder performs a decoding process on encoded information bits of each block that have been expressed by likelihood, when a condition for stopping decoding is met, executes the decoding process of encoded information bits of another block for which decoding has not yet been performed. When the condition for stopping decoding has been met for all block before the number of times decoding has been performed for each decoder reaches a preset maximum number of repetitions, the decoding results of all the blocks are serially combined, an error detection process is executed, and when no error is detected, the decoding results are output. | 05-21-2009 |
20100138725 | ERROR DETECTION DEVICE, ERROR CORRECTION/ERROR DETECTION DECODING DEVICE AND METHOD THEREOF - Error detection that detects an error in an input data sequence, the input data sequence created by regarding a data sequence having a specified bit length as a polynomial, dividing that polynomial by a generator polynomial for generating error detection code and adding the error detection code to the data sequence so the remainder becomes ‘0’. Including calculating remainder values by dividing polynomials that correspond to each respective bit position by the generator polynomial and saving those remainder values; inputting together with an input data sequence, bit position information that indicates proper bit position of each data of the input data sequence, finding remainder values that correspond to proper bit positions of data of the input data sequence that are not ‘0’, performing bit-corresponding addition of each of the found remainder values; and determining no error in the input data sequence when all bits of the addition result become ‘0’. | 06-03-2010 |
Noriko Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20120002844 | Computer product, information display apparatus, and information display method - A 3-dimesional model of an antigen is regarded as a display subject and a 3-dimesional model of an antibody is regarded as a comparison subject. A portion of the molecular surface of the display subject at a distance enabling binding with the comparison subject is cut out as a display surface. The 3-dimensional model of the antigen, which is the display subject, is displayed in a rotated state, where the normal of the display surface is rotated to point in a counter viewing direction, whereby the 3-dimensional model is rotated in a viewing coordinate system. The display surface alone is displayed in color, whereas other portions of the molecular surface are not, thereby enabling the display surface of the antigen that is at a distance enabling binding with the antibody to be displayed at a position easily viewed by the user. | 01-05-2012 |
Noriyuki Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090064065 | Method of verifying circuit and computer-readable storage medium for storing computer program - A method of verifying a circuit for use in an apparatus for verifying a circuit operation indicated by circuit information, the circuit including a plurality of logic circuits and at least one connection line between the logic circuits, the method includes: obtaining information of a plurality of pieces of asynchronous circuits from the circuit information; determining information of asynchronous circuits of a first type and a second type stored in a library; extracting information of an asynchronous circuit of a third type including the asynchronous circuits of the first type and the second type; and extracting verification information associated with the information of the asynchronous circuit of the third type, for verifying the circuit. | 03-05-2009 |
Takuro Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20080215232 | Driving assist system and vehicle-mounted apparatus - There is provided a driving assist system comprising: a road side apparatus which transmits the traffic circumstance information; and a vehicle-mounted apparatus including: an outputting part which outputs driving assist information for assisting a driving operation on the basis of output data on the basis of the at least one kind of the traffic circumstance information; and a controller for: generating the output data for outputting the driving assist information based on the traffic circumstance information; determining whether the output data is valid; and selecting one the output data which is determined as valid, on the basis of a predetermined standard validity, wherein the outputting part outputs the driving assist information using the selected output data. | 09-04-2008 |
20110054874 | DISTRIBUTED PROCESSING-TYPE SIMULATOR - A simulator simulates the behavior of a plurality of agents existing in the virtual space. Each of a plurality of calculators, communicable with one another, includes a space allocation storage that stores space allocation information, a space allocation control part that updates the space allocation information, an allocation change candidate space extracting part that extracts a divided space to be a candidate for the allocation change, a communication amount estimating part that calculates an amount of communication or an amount of change in communication generated between calculators based on the number of agents, a space allocation change judging part that determines whether or not to allocate a divided space to another calculator based on the amount of communication or the amount of change in communication, and a space allocation change executing part that requests the space allocation control part and other calculators to change the space allocation. | 03-03-2011 |
20110130964 | DRIVE ASSIST APPARATUS, METHOD, AND RECORDING MEDIUM - A drive assist apparatus includes: a road-information storage unit storing road information; a traffic-signal information storage unit to store information regarding a traffic-signal change timing; a receiving unit to receive other-vehicle information; an obtaining unit to obtain host-vehicle information; a determining unit to determine whether the other vehicle becomes an obstacle to the host vehicle; and a calculating unit to calculate a recommended speed based on the host-vehicle information, the road information, and information regarding the traffic-signal change timing, when the other vehicle is determined to not become an obstacle to the host vehicle, and calculate the recommended speed based on the host-vehicle information, the road information, the information regarding the traffic-signal change timing, and an arrival delay time for avoiding an obstacle caused by the other vehicle, when the other vehicle is determined to become the obstacle to the host vehicle. | 06-02-2011 |
20110313740 | VEHICLE BEHAVIOR ESTIMATION DEVICE - A vehicle behavior estimation device includes: a storage unit configured to store a restriction condition at a point of a vehicle for which behavior is estimated; vehicle state data that includes position information and speed information of the vehicle; behavior parameters that include speed information and acceleration information of the vehicle; and physical restriction conditions that include an upper limit and a lower limit of the acceleration information; and a processor configured to obtain the vehicle state data by using the restriction condition at the point; calculate behavior parameters of a vehicle model that satisfy a physical restriction condition from the vehicle state data and the restriction condition at the point; update the vehicle state data of the vehicle model based on the behavior parameters; and repeat processing to calculate behavior parameters by using the updated vehicle state data and to update the vehicle state data. | 12-22-2011 |
20120095740 | SIMULATION DEVICE, SIMULATION METHOD, AND RECORDING MEDIUM STORING SIMULATION PROGRAM - A simulation device is accessible to a recording unit in which simulation data including status data and environmental data is recorded. The simulation device comprises: a plurality of status updaters to refer to the simulation data, and to execute a process of hierarchies into which a status updating process updating the status data is divided, the plurality of status updaters, in accordance with reference range information, referring to simulation data and updating the status data of the movable body for each of the hierarchies; and a drive decision unit to instruct the status updaters to update the status data according to update control information. | 04-19-2012 |
20120203528 | SIMULATOR - A simulator used in a distributed process simulation includes: a storage unit configured to store map information, agent information, and area allocation information; a simulation execution unit; a condition determination unit configured to determine the condition of the reference agent to be referenced by the simulation execution unit based on a movement state of the agent; an allocation discrimination unit configured to discriminate another computer allocated an area in which the reference agent corresponding to the condition can be located; and an agent information acquisition unit configured to acquire the information about the agent satisfying the condition of the reference agent from the other discriminated computer. | 08-09-2012 |
Tamio Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20150225155 | CARTON AND CARTON BLANK FOR FORMING A CARTON | 08-13-2015 |
Tetsu Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20110222496 | METHOD FOR OPERATING A MULTI-CELL RADIO SYSTEM AND A MULTI-CELL RADIO SYSTEM - For enhancing user throughput and coverage within a multi-cell radio system a method for operating a multi-cell radio system, especially an OFDMA-based radio system including a plurality of base stations, wherein different frequency reuse factors are used within different reuse zones of one cell by a fractional frequency reuse (FFR) scheme, the method includes the following steps: allocating a size or resource to the different reuse zones, and allocating users into different reuse zones. Further, a multi-cell radio system is described, preferably for carrying out the above mentioned method. | 09-15-2011 |
Toru Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090296262 | FLYING HEIGHT CONTROL METHOD AND CIRCUIT - A method of the present invention is used to control a flying height of a head operable to read data from and write data to a disk of a recording medium housed in an enclosure. In this method, the head is positioned to a predetermined radial measurement location on the disk to obtain error information on errors in the positioning of the head. A frequency analysis is performed on the obtained error information. Disturbance information on errors caused by a wind disturbance is calculated from the frequency analysis result. Pressure information on an air pressure in the enclosure is calculated based on the calculated disturbance information. A control value for controlling a flying height of the head with respect to the disk is determined based on the calculated pressure information. The flying height of the head is controlled based on the determined control value. | 12-03-2009 |
20100134913 | FREQUENCY CONTROL APPARATUS AND STORAGE DEVICE - According to one embodiment, a frequency control apparatus includes an eccentric component storage module, a frequency correction amount calculating module, and an oscillator control module. The eccentric component storage module stores in advance an eccentric component calculated by a discrete Fourier transform of the number of clock signals measured for each servo frame. The frequency correction amount calculating module calculates the number of clock signals corresponding to the servo frame based on the eccentric component stored in the eccentric component storage module and calculates a frequency correction amount corresponding to the servo frame based on the number of clock signals. The oscillator control module controls the operation of a frequency oscillator such that a frequency for oscillating a clock signal in the frequency oscillator is adjusted according to the frequency correction amount calculated by the frequency correction amount calculating module. | 06-03-2010 |
Yoshiro Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20080239967 | NETWORK PERFORMANCE ESTIMATING DEVICE, NETWORK PERFORMANCE ESTIMATING METHOD AND STORAGE MEDIUM HAVING A NETWORK PERFORMANCE ESTIMATING PROGRAM STORED THEREIN - A network performance estimating device for estimating network performance of a parallel computing machine for executing plural processes in parallel, includes a communication data obtaining unit that obtains communication data output from plural calculation nodes when the plural processes are executed by using the plural calculation nodes, a design estimating unit for referring to a design information storing unit that stores design information defining a network as an estimation target to execute a simulation on communications when the communication data obtained by the communication data obtaining unit are transmitted through the network as the estimation target, and renews estimation information representing an estimation result of the estimation target network stored by an estimation information storing unit on the basis of the obtained simulation result, and a communication data transmission unit for transmitting the communication data obtained by the communication data obtaining unit to an addressed calculation node. | 10-02-2008 |
20120246262 | DATA TRANSMITTING DEVICE, PARALLEL COMPUTER SYSTEM, AND CONTROLLING METHOD - The data transmitting device receives data from a plurality of computation nodes transmitting data each other. The data transmitting device acquires a cumulative number of other data being counterparts of adjustment performed by the computation nodes until the data is received from each received data. The data transmitting device updates the cumulative number acquired from each data, on the basis of a number of the received data. The data transmitting device selectes data to be transmitted to the computation nodes by adjusting the received on the basis of the updated cumulative number. The data transmitting device stores the updated cumulative number in the selected data. The data transmitting device transmits the data in which the cumulative number is stored to the other device. | 09-27-2012 |
20130262735 | DATA PROCESSING APPARATUS, COMPUTATION DEVICE, CONTROL METHOD FOR DATA PROCESSING APPARATUS - A data processing apparatus includes a plurality of computation devices connected to each other by a communication path. Each of the computation devices includes: a switching section provided to each of terminals and switchable between an upper layer use state in which communication is performed by a communication section between a given terminal of a plurality of terminals and a corresponding internal path and there is no connection performed by a bypass section between a corresponding pair of the plurality of the terminals, and an upper layer non-use state in which communication is not performed by a communication section between the given terminal of the plurality of the terminals and the corresponding internal path and connection is performed by the bypass section between the corresponding pair of the plurality of the terminals. | 10-03-2013 |
20140052923 | PROCESSOR AND CONTROL METHOD FOR PROCESSOR - A processor includes a plurality of nodes arranged two dimensionally in the X-axis direction and in the Y-axis direction, and each of the nodes includes a processor core and a distributed shared cache memory. The processor also includes a first connecting unit and a second connecting unit. The first connecting unit connects adjacent nodes in the X-axis direction among the nodes, in a ring shape. The second connecting unit connects adjacent nodes in the Y-axis direction among the nodes, in a ring shape. The cache memories included in the respective nodes are divided into banks in the Y-axis direction. Coherency of the cache memories in the X-axis direction is controlled by a snoop system. The cache memories are shared by the nodes. | 02-20-2014 |
20140289474 | OPERATION PROCESSING APPARATUS, INFORMATION PROCESSING APPARATUS AND METHOD OF CONTROLLING INFORMATION PROCESSING APPARATUS - An operation processing apparatus connected with another operation processing apparatus includes an operation processing unit configured to perform an operation process using first data administered by the own operation processing apparatus and second data administered by another operation processing apparatus and acquired from another operation processing apparatus, and a control unit configured to include a setting unit which sets the operation processing unit to an operating state or a non-operating state and a cache memory which holds the first data and the second data, wherein when the setting unit sets the operation processing unit to the operating state and the second data is evicted from the cache memory, the control unit sends to another operation processing apparatus the evicted data and a request which is a trigger for storing the evicted data in a cache memory in another operation processing apparatus. | 09-25-2014 |
20140289481 | OPERATION PROCESSING APPARATUS, INFORMATION PROCESSING APPARATUS AND METHOD OF CONTROLLING INFORMATION PROCESSING APPARATUS - An operation processing apparatus includes an operation processing unit configured to perform an operation process using first data administered by the own operation processing apparatus and second data administered by and acquired from another operation processing apparatus, a main memory configured to store the first data and third data, and a control unit configured to include a setting unit which sets the operation processing unit to an operating state or a non-operating state and a cache memory which holds the first, second and third data, wherein when the setting unit sets the operation processing unit to the non-operating state and the third data is requested from another operation processing apparatus, which triggers cache miss in the cache memory, the control unit reads the requested data from the main memory and holds the requested data in the cache memory and sends the read data to another operation processing apparatus. | 09-25-2014 |
Yoshiyuki Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090265917 | METHOD OF MANUFACTURING THIN FILM MAGNETIC HEAD - By the method of manufacturing a thin film magnetic head, a magnetic material having a suitable characteristic can be used for manufacturing a magnetic pole and corrosion of the magnetic pole can be prevented. The method comprises: a step of forming a multilayered magnetic pole; a step of forming a stopper layer on the magnetic pole; a step of forming an insulating layer on the stopper layer; a step of polishing the insulating layer, by chemical mechanical polishing process, until an upper face of the stopper layer is exposed; a step of removing the stopper layer, by dry etching process with a reactive gas, until an upper face of the magnetic head is exposed; a step of removing the upper face of the magnetic pole, by dry etching process with an inert gas, until reaching a prescribed depth; and a step of polishing the upper face of the magnetic pole, by chemical mechanical polishing process, until the upper face of the magnetic pole is flattened. | 10-29-2009 |
Yuuichirou Ikeda, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20120246030 | INFORMATION PROVIDING DEVICE, METHOD, AND SYSTEM - A device executes a program including a process stored in a storage device. The process includes obtaining possessed product information of a possessed product of a user, and usage status information which indicates usage of the possessed product, the process product information being based on a request from the user device, obtaining first product information corresponding to the obtained possessed product information and a second product information of a comparison target product, the first product information and the second product information including a content of the possessed product and the comparison target described in a plurality of items, respectively, extracting a prescribed item from among the items of the first product information and second product information based on the obtained usage status information, and transmitting the content based on the content of the first product information and second product information corresponding to the extracted item to the user device. | 09-27-2012 |