Yoshizawa, Kawasaki
Hideki Yoshizawa, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090232190 | SIGNAL TRANSMITTING METHOD, TRANSMITTING APPARATUS, AND RECEIVING APPARATUS USED FOR THE SIGNAL TRANSMITTING METHOD - A disclosed signal transmitting method includes the steps of a) categorizing plural digital signals, obtained by performing A/D conversion on plural analog signals consecutively arranged in a time direction, into plural signal groups in an order starting from lower bits of the plural digital signals, b) performing code spreading on the plural digital signals by using a different spread frequency for each signal group and using different spread codes for each bit, c) multiplexing the spread digital signals, and d) transmitting the multiplexed plural digital signals. | 09-17-2009 |
20100058030 | ARITHMETIC-LOGIC UNIT, PROCESSOR, AND PROCESSOR ARCHITECTURE - An arithmetic-logic unit for performing an operation of a prescribed bit length in an execution stage of a processor includes a plurality of sub-arithmetic-logic units which perform in respectively different pipeline stages sub-operations created by decomposing the operation of the prescribed bit length in a bit length direction, and a plurality of pipeline registers provided so as to separate the pipeline stages from each other, wherein each of the pipeline registers operates in such a manner as to be switchable between two operation modes, a flip-flop mode in which an output value is updated in synchronism with an input trigger and a transparent mode in which an input value is directly output. | 03-04-2010 |
20110066827 | MULTIPROCESSOR - A multiprocessor of a single processor, including a pipeline processing unit which successively fetches an instruction sequence to be independently processed on each of the multiprocessor with a shifted phase in one cycle. | 03-17-2011 |
Hiroyuki Yoshizawa, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20080212753 | TERMINAL APPARATUS, CALL SWITCHING METHOD, AND RECORDING MEDIUM HAVING STORED THEREIN CALL SWITCHING PROGRAM - A terminal apparatus capable of performing a normal call and a hand-free call comprising an imaging unit that images an image; a detecting unit that detects a position of the terminal apparatus using the image imaged by the imaging unit; and a call switching unit that switches the normal call and the hand-free call on the basis of a result of the detection of the detecting unit. | 09-04-2008 |
20110050512 | MOBILE TERMINAL DEVICE - A mobile terminal device includes: a first casing having a first antenna element; a second casing having a second antenna element; and a joint for rotatably joining the first casing and the second casing, the joint having third antenna element for electrically connecting the first antenna element and the second antenna element. | 03-03-2011 |
Kazutaka Yoshizawa, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20080299739 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE - According to an aspect of an embodiment, a method of manufacturing a semiconductor device has forming a first insulating film over a rear surface of a plurality of silicon substrates, annealing the plurality of silicon substrates to degas the oxide species in the first insulating film, and oxidizing the surface of the plurality of silicon substrates in a batch process after annealing the silicon substrates. | 12-04-2008 |
Masahiro Yoshizawa, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20110161695 | POWER-SAVING NETWORK MANAGEMENT SERVER, NETWORK SYSTEM, AND METHOD OF DETERMINING SUPPLY OF POWER - A power-saving network management server, which is coupled to a network system including a network device and manages a state of power to the network device, wherein the power-saving network management server is configured to: store network configuration information and task allocation information; determine starting or stopping of the power supply to the port of the network device based on the updated network configuration information and task allocation information; store a determination result of the starting or stopping of the power supply to the port as a port determination result; and control the power supply to the port of the network device based on the port determination result. | 06-30-2011 |
20110238817 | Network Monitoring Server And Network Monitoring System - A failure factor can be promptly carved up by effectively prioritizing the ports to which MEPs are assigned in a condition where the maximum number of MEPs is limited. A network monitoring server monitors a network having plural switch devices. The plural switch devices each have a communication confirmation function using transmission and reception of a monitoring frame between ports. An upper limit is set to the number of ports to which maintenance end points (MEPs) are assignable among the respective ports of the plural switch devices. The network monitoring server calculates, for each of the plural switch devices, a monitoring priority corresponding to the probability of failures of a device connected to a network path including the port or the port, and generates data for displaying the calculated monitoring priority of each port in association with each port. | 09-29-2011 |
Naomi Yoshizawa, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20080225732 | ELECTRONIC DEVICE CENTRALIZED MANAGEMENT APPARATUS AND ELECTRONIC DEVICE CENTRALIZED MANAGEMENT METHOD - An electronic device centralized management apparatus manages a device connected through a network remotely. The apparatus stores information received from the device; extracts information based on a designated attribute of the device from the stored information; and compares a tendency held by the extracted information to a tendency held by the stored information to extract a difference therebetween. | 09-18-2008 |
20100138398 | Update management apparatus and update management method - To ensure consistency with a structure of a schema set stored in a database, i.e., an original source of an update request, the following processing is performed: storing reference relation for specifying another database storing a related schema set to be updated in accordance with an update of a structure of a schema set stored in a database, i.e., a request source of the update request; deciding whether a content of an update request is related to a structure change of the schema set; extracting, when the content of the update request is related to the structure change of the schema set, based on the reference relation, the other database storing an associated schema set to be updated to ensure consistency; deciding whether to update the extracted database; and sending an update approval/disapproval decision result to the database, i.e., the original source of the update request. | 06-03-2010 |
Shuichi Yoshizawa, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20080320184 | Buffer device, buffer arrangement method, and information processing apparatus - A buffer device that transfers data and is shared by a plurality of CPU cores arranged in a symmetrically inverted manner about a predetermined reference line, each CPU core breaking up a data block into a plurality of data lines and outputting the data lines via a plurality of ports, includes a plurality of line buffers that correspond to the data lines and are connected to the ports in the CPU cores, wherein the line buffers are paired into line buffer groups, and the line buffers in each buffer group are arranged symmetrically about the reference line. | 12-25-2008 |
20120089957 | CIRCUIT DESIGN ASSISTING DEVICE, METHOD AND COMPUTER-READABLE STORAGE MEDIUM - A circuit design assisting device for assisting design of a circuit, the circuit design assisting device includes a storage unit that stores circuit connection data of the circuit, a selecting unit that chooses a storage element that holds a signal inputted from an input terminal based on a clock signal and outputs the signal from an output terminal from the circuit connection data, a tracing unit that traces a logical connection from the input terminal of the chosen storage element in an opposite direction against propagation of the signal based on the circuit connection data, and a control unit that suspends the tracing unit to trace the logical connection when the tracing unit reaches to an element having two or more input terminals. | 04-12-2012 |
Takeshi Yoshizawa, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20100284116 | INPUT OVERVOLTAGE PROTECTION CIRCUIT WITH SOFT-START FUNCTION - An overvoltage protection circuit includes a PMOS transistor Q | 11-11-2010 |
Yoshiharu Yoshizawa, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090256605 | PHASE CONTROLLING APPARATUS, PHASE-CONTROL PRINTED BOARD, AND CONTROLLING METHOD - In response to an input signal, in a first delay line, a delay amount is added to a phase of the input signal by each delay unit. In a DLL circuit, in response to an external signal that can be externally switched to a signal different in frequency is accepted, in a second delay line, a delay amount is added to the phase of the external signal by each delay unit. The phase of a delay signal delayed by all delay units of the second delay line and the phase of the external signal to which no delay amount added are compared to output a phase difference. A control voltage value that is a value for synchronizing the delay signal to be compared by the phase comparator and is generated from the phase difference output from the phase comparator is input to each of the delay units. | 10-15-2009 |
20110018601 | PHASE CONTROL DEVICE, PHASE-CONTROL PRINTED BOARD, AND CONTROL METHOD - A DLL circuit includes a delay line that adds, when receiving a reference signal, a delay amount to the phase of the reference signal by using each delay element and outputs a delay signal for each delay element. The DLL circuit includes a phase detector that compares the phase of a delay signal delayed by all the delay elements and the phase of the reference signal to obtain a phase difference by using the delay signal adjusted by a phase adjustment circuit and the reference signal. The DLL circuit includes a delay element control circuit that inputs a value, by which the delay signal to be compared by the phase detector is synchronized with the reference signal to be compared by the phase detector and which is a control voltage value generated from the phase difference output from the phase detector, into the delay elements of the delay line. | 01-27-2011 |