Sugimoto, Yokohama-Shi
Hideaki Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20150026639 | INFORMATION PROCESSING APPARATUS AND METHOD, AND NON-TRANSITORY COMPUTER READABLE MEDIUM - An information processing apparatus includes an image display unit, an arrangement unit, and a marker display unit. The image display unit displays images. Upon acceptance of an instruction to rearrange an image selected from among the images in an arrangement area including one of the images, the arrangement unit rearranges the selected image at a rearrangement position in the arrangement area on the image display unit. The marker display unit displays a marker image between an image at the rearrangement position and an image arranged lower in rank than the image at the rearrangement position when the rearrangement position is lower than the position of the selected image, or displays the marker image between the image at the rearrangement position and an image arranged higher in rank than the image at the rearrangement position when the rearrangement position is higher than the position of the selected image. | 01-22-2015 |
Hitoshi Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20100328393 | LIQUID APPLICATION DEVICE, INKJET RECORDING APPARATUS, AND METHOD OF CONTROLLING LIQUID APPLICATION DEVICE - The present invention provides a liquid application device, an inkjet recording apparatus and a recording apparatus, which are capable of performing an adequate application initial operation according to the length of waiting time and power-off time, as well as a method of controlling the liquid application device. In the present invention, information on an end time of the previous processing for collecting liquid is read from a nonvolatile memory, current time information indicating the current time is obtained, and information on a lapse of time from the end time of the previous collection to a start time of the current application. Thereafter, the number of preliminary rotations R of an application roller is decided based on the information on the lapse of time with reference to a look-up table. Sequentially, the application roller is rotated by the decided number of preliminary rotations R to perform preprocessing operation. | 12-30-2010 |
Kenichi Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20100196255 | CATALYST AND PRODUCTION PROCESS THEREOF, AND CHLORINE PRODUCTION USING THE CATALYST - A catalyst has high activity and is suitable for use in producing chlorine by oxidizing hydrogen chloride with oxygen. The catalyst includes copper, an alkali metal and a rare earth and has pores of which pores having a diameter of 5 to 15 nm have a pore volume of 0.4 to 2.0 ml/g. | 08-05-2010 |
20120258856 | CATALYST AND PRODUCTION PROCESS THEREOF, AND CHLORINE PRODUCTION USING THE CATALYST - A catalyst has high activity and is suitable for use in producing chlorine by oxidizing hydrogen chloride with oxygen. The catalyst includes copper, an alkali metal and a rare earth and has pores of which pores having a diameter of 5 to 15 nm have a pore volume of 0.4 to 2.0 ml/g. | 10-11-2012 |
Koichiro Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20090084145 | Electric steering lock device - An electric steering lock device of the invention includes: a rotating body (worm wheel) that is driven by a motor to rotate in an unlocking direction and a locking direction; a first cam section and a second cam section provided in the worm wheel; a lock member that follows the first cam section to be displaced between a lock position and an unlock position; and a lever member that follows the second cam section and that is positioned, when the lock member is positioned at the unlock position, at a waiting position at which the lock member is allowed to move and that is positioned, when the lock member is moved to the lock position, at a retention position at which the lock member is blocked from moving to the unlock position. | 04-02-2009 |
20130055846 | Steering Lock Device - A steering lock device includes a lock member ( | 03-07-2013 |
20150068358 | STEERING LOCK DEVICE - An auxiliary lock structure ( | 03-12-2015 |
20150068359 | Steering Lock Device - A steering lock device ( | 03-12-2015 |
Mika Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20130173084 | Information System for Automotive, On-Vehicle Device and Server Device - An information system for automotive includes a plurality of on-vehicle devices each installed in a vehicle and a server device connected with the on-vehicle devices via a communication network. The plurality of on-vehicle devices each include an acceleration/deceleration change detection unit that detects an acceleration/deceleration change of the vehicle equipped with the on-vehicle device and a transmission unit that transmits acceleration/deceleration information pertaining to the detected acceleration/deceleration change. The server device includes a reception unit that receives the acceleration/deceleration information, a statistical parameter calculating unit that calculates statistical parameters to be used to estimate an extent of energy consumption or energy regeneration based upon the received acceleration/deceleration information, and an estimating unit for estimating the extent of energy consumption or energy regeneration based upon the calculated statistical parameters. | 07-04-2013 |
20140207363 | Energy Consumption Calculation Device, and Energy Consumption Calculation Method of Same - An energy-consumption calculation device includes an energy-consumption estimation unit to estimate energy consumption in a predetermined section; an actual energy consumption identification unit to identify an actual energy consumption supplied in the predetermined section by an energy-supply unit; an energy-consumption correction unit to correct the energy consumption in the predetermined section estimated by the energy consumption estimation unit in accordance with a difference between the energy consumption in the predetermined section estimated by the energy consumption estimation unit and the actual energy consumption in the predetermined section identified by the actual energy consumption identification means; and display unit adapted to identify and display, by using the energy consumption in the predetermined section corrected by the energy consumption correction means, a possible travel range by which travel is possible with a suppliable energy amount of the energy supply unit. | 07-24-2014 |
20150151638 | Energy Estimation Device, Information System for Automotive, and Server Device - An energy estimation device includes: an energy change quantity estimation unit that estimates an energy change quantity of a vehicle for each of links; an axle torque calculation unit that calculates, based upon the estimated energy change quantity, an axle torque of the vehicle for a regeneration link in which energy is regenerated upon traveling of the vehicle; an allocation ratio calculation unit that calculates, based upon the calculated axle torque, an allocation ratio of a regeneration brake relative to a friction brake of the vehicle for the regeneration link; and a regeneration energy estimation unit that estimates regeneration energy of the vehicle for the regeneration link based upon the energy change quantity and the allocation ratio. | 06-04-2015 |
Naoki Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20090242387 | PROCESS FOR PRODUCING SILICA GLASS CONTAINING TIO2, AND OPTICAL MATERIAL FOR EUV LITHOGRAPHY EMPLOYING SILICA GLASS CONTAINING TIO2 - The claimed invention relates to a process for producing an optical material for EUV lithography, wherein the optical material contains a silica glass having a TiO | 10-01-2009 |
Satoshi Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20140070384 | STACKED SEMICONDUCTOR DEVICE AND PRINTED CIRCUIT BOARD - An interposer of a first semiconductor package includes a power supply wiring for a second semiconductor element, the power supply wiring including a land provided in one surface layer, and a power supply pattern provided in an inner layer and electrically connected to the land, the power supply wiring further including a larger number of lands than the land, which are provided in another surface layer and electrically connected in parallel to the power supply pattern. In a stacked semiconductor device, this configuration can improve the quality of power supply to the second semiconductor element to secure signal processing operation while preventing an increase in inductance caused by the bending of a power supply path in a power supply wiring of a printed wiring board or by a deviation of connection intervals. | 03-13-2014 |
Shigeki Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20080206976 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - Disclosed is a semiconductor device comprising a semiconductor substrate including first and second element-formation regions partitioned by an isolation trench, first and second lower gate insulating films formed on the first and second element-formation regions, first and second floating gates formed on the first and second lower gate insulating films, an isolation insulating film formed at least in the isolation trench and has a depression formed in an upper surface thereof, an upper gate insulating film formed on the first and second floating gates, and a control gate line including an opposed portion opposed to the first and second floating gates, with the upper gate insulating film being interposed, and a portion located inside the depression, the first floating gate including a side surface opposed to the second floating gate and entirely aligns with a side surface included in the first element-formation region and defined by the isolation trench. | 08-28-2008 |
Shigenori Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20150058532 | MEMORY DEVICE, INFORMATION-PROCESSING DEVICE AND INFORMATION-PROCESSING METHOD - A memory device of an embodiment includes a non-volatile storage device, and a volatile storage device that stores observation information indicating a state of the memory device. The memory device is provided with a controller that executes an observation information sending process that sends a write command, which is an instruction to write the observation information in the host-side storage device, and the observation information to the host device. Further, the controller repeats the observation information sending process plural times in response to one sending request from the host device. | 02-26-2015 |
Shigeto Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20140199808 | DEPOSITION MASK, PRODUCING METHOD THEREFOR AND FORMING METHOD FOR THIN FILM PATTERN - A deposition mask for forming a thin film pattern having a predetermined shape on a substrate by deposition, includes a resin film that transmits visible light and has an opening pattern penetrating through the resin film and having the same shape and dimension as those of the thin film pattern so as to correspond to a preliminarily determined forming region of the thin film pattern on the substrate. | 07-17-2014 |
Takahiro Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20120070968 | SUBSTRATE PROCESSING METHOD AND METHOD OF MANUFACTURING CRYSTALLINE SILICON CARBIDE (SIC) SUBSTRATE - The present invention provides a method of processing a substrate and a method of manufacturing a silicon carbide (SiC) substrate in which, when annealing processing is performed on a crystalline silicon carbide (SiC) substrate, the occurrence of surface roughness is suppressed. A substrate processing method according to an embodiment of the present invention includes a step of performing plasma irradiation on a single crystal silicon carbide (SiC) substrate ( | 03-22-2012 |
Takashi Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20110299064 | DEFORMATION MEASURING APPARATUS AND DEFORMATION MEASURING METHOD - An apparatus and a method capable of measuring large deformation with a high accuracy and dynamically, using speckle interference, utilizes an optical path where one laser beam out of two laser beams becomes non-collimated light and a plane parallel transparent plate, and can form carrier fringes. More specifically, the transparent plate is arranged on the optical path where the non-collimated light is formed, or is removed from the optical path, or a refractive index, or a thickness of the transparent plate arranged on the optical path, or a tilt angle relative to an optical axis is changed. The phase analysis can be performed from fringe images corresponding to the deformation, by performing repetitively the above-described processing and acquisition of the speckle interference pattern. | 12-08-2011 |
Tomohiko Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20130076545 | TIME ERROR ESTIMATING DEVICE, ERROR CORRECTION DEVICE AND A/D CONVERTER - A time error estimating device for estimating a sampling time error of each of a plurality of sampling circuits when the sampling circuits generates a plurality of sampling output signals by performing sampling at timings shifted from one another has correlators each configured to obtain a correlation value representing a similarity between the sampling output signals, and a weight adder configured to estimate the sampling time error of the sampling circuits, based on a result obtained by adjusting a weight on the correlation value. | 03-28-2013 |
20130182803 | ANALOG-DIGITAL CONVERTER AND RECEIVER - According to an embodiment, there are provided a capacitor DAC for generating an output signal in accordance with a connection state of a capacitor element, a reference voltage generation circuit for supplying a reference voltage to the capacitor DAC, a comparator for outputting a comparison result in accordance with the output signal, a successive approximation register for outputting a digital signal in accordance with the comparison result, and a control circuit for controlling a connection state of the capacitor element in accordance with the comparison result and comparing an ideal code with a digital signal obtained by sampling a predetermined voltage, thereby correcting an error of the digital signal. | 07-18-2013 |
Toshihiko Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20110135346 | DEVELOPER BEARING MEMBER, DEVELOPING APPARATUS, AND IMAGE FORMING APPARATUS - A developer bearing member includes a base body, a surface layer, and a plurality of concave portions provided on the surface layer, wherein a resistance value of the surface layer is 10 | 06-09-2011 |
Tsuyoshi Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20150240346 | IN-LINE COATING DEVICE, IN-LINE COATING METHOD, AND SEPARATOR - An in-line coating device includes: a coating section configured to perform coating on a workpiece; and a transport section configured to transport a plurality of the workpieces in the coating section. The coating section is provided with a plurality of coating materials which are aligned. The transport section transports the workpieces such that the workpieces face the plurality of coating materials. The in-line coating device includes a voltage applying section configured to, when the workpiece is transported and faces each coating material, apply to the workpiece, a bias voltage to attract particles emitted from the coating material toward the workpiece. The bias voltages applied to the workpiece by the voltage applying section when the workpiece faces one of the coating materials can be different from that applied when the workpiece faces another one of the coating material. | 08-27-2015 |
Yoshiyuki Sugimoto, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20110293293 | TRANS-IMPEDANCE AMPLIFIER WITH VARIABLE BANDWIDTH AND DIGITAL COHERENT OPTICAL RECEIVER INSTALLING THE SAME - A trans-impedance amplifier (TIA) with an adjustable bandwidth is disclosed. The TIA of the present invention includes the amplifying stage and the emitter follower stage arranged in the downstream of the amplifying stage. The transistor in the amplifying stage includes a diode in the emitter thereof to provide a substantial emitter level to the transistor. This diode is biased by another current source with a variable function. The operating point of the diode, in particular, the differential resistance thereof, is variable by the current source, which adjusts the bandwidth of the TIA without affecting the phase characteristic of the TIA. | 12-01-2011 |
20110318015 | AMPLIFIER WITH OFFSET COMPENSATOR AND OPTICAL RECEIVER IMPLEMENTED WITH THE SAME - An amplifier for an optical receiver is disclosed. The amplifier includes a common base buffer, a differential amplifier, and some buffer amplifiers, where circuit block from the common base buffer to the buffer amplifiers have the differential arrangement and are connected in series in this order. The amplifier further includes an offset compensator that receives the outputs of the buffer amplifier put in the rear end of the amplifier and outputs control signals, which are complementary to each other and filtered by a low-pass-filter, to the base of the transistors in the common base buffer to compensate the offset appeared in the output of the buffer amplifier. | 12-29-2011 |
20120018622 | DIFFERENTIAL AMPLIFIER WITH FUNCTION OF VARIABLE GAIN AND OPTICAL RECEIVER IMPLEMENTED WITH THE SAME - A differential circuit with a function of a variable gain without shifting the output cross point is disclosed. The differential circuit includes an amplifying stage and a control stage. The amplifying stage includes three units each having a pair of transistors, a pair of load resistors, and a pair of current sources. The second and third units each put between the first unit and the load resistor to bypass the current. The control stage includes two units and two current sources to compensate the current bypassed by the second or third unit to keep the DC output level substantially in constant. | 01-26-2012 |
20130135054 | TRANS-IMPEDANCE AMPLIFIER WITH ENHANCED DYNAMIC RANGE BUT INVARIABLE INPUT IMPEDANCE - A trans-impedance amplifier (TIA) for an optical receiver is discloses, in which the TIA enhances the dynamic range thereof but suppresses the variation of the input impedance thereof. The TIA enhances the dynamic range by subtracting the photocurrent input therein, which varies the input impedance. The TIA also provides the variable gain amplifier with a feedback resistor. The variable gain of the amplifier compensates the variation of the input impedance due to the current subtraction. | 05-30-2013 |
20130142522 | DIFFERENTIAL CIRCUIT COMPENSATED WITH SELF-HEATING EFFECT OF ACTIVE DEVICE - A differential circuit with a function to compensate unevenness observed in the differential gain thereof is disclosed. The differential circuit provides a low-pass filter in one of the paired transistors not receiving the input signal in addition to another low-pass filter that provides an average of output signals as a reference level of the differential circuit. The cut-off frequency of the filter is preferably set to be equal to the transition frequency at which the self-heating effect explicitly influences the trans-conductance of the transistor. | 06-06-2013 |
20130229231 | DIFFERENTIAL CIRCUIT COMPENSATING GAIN ENHANCEMENT DUE TO SELF HEATING OF TRANSISTORS - A differential circuit with a function to compensate the gain enhancement due to the self-heating of the transistor is disclosed. The differential circuit includes an equalizer unit coupled with one of paired transistors. The other of the paired transistor receives the input signal to be amplified. The base level, or the base-emitter bias, is oppositely modulated by the input signal through the common emitter, which causes the modification of the base current. The equalizer unit reduces the variation of the base level only in low frequencies where the self-heating effect of the transistor appears. | 09-05-2013 |
20140145789 | AMPLIFIER - An amplifier includes a first input terminal, a second input terminal, a TIA, and a compensation circuit. The TIA includes a first transistor, a second transistor, a first current source connected to the first input terminal and an emitter of the first transistor, a second current source connected to the second input terminal and an emitter of the second transistor, a first load resistor connected to a collector of the first transistor, and a second load resistor connected to a collector of the second transistor. A bias voltage is supplied to bases of the first and second transistors, the compensation circuit adjusts a first load current and a second load current based on voltage signals, and the TIA outputs the voltage signals based on collector voltages of the first and second transistors. | 05-29-2014 |