Hoang, CA
Anh Hoang, Santa Clara, CA US
Anh Hoang, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20130093488 | TEST CIRCUIT AND METHODS FOR SPEED CHARACTERIZATION - A system and method for efficiently performing timing characterization of regions of an integrated circuit. An integrated circuit has monitors distributed in different physical regions across its die. Each monitor includes timing characterization and self-test circuitry. This circuitry includes one or more tunable delay lines used during timing measurements. The circuitry verifies the tunable delay lines are defect free prior to the timing measurements. If defects are detected, but tunable delay lines may still be used, a scaling factor may be generated for a failing tunable delay line. The scaling factor may be used during subsequent timing measurements to maintain a high accuracy for the measurements. The timing measurements may determine a particular physical region of the die provides fast or slow timing values. The resulting statistics of the timing measurements may be used to change an operational mode of the IC in at least the particular region. | 04-18-2013 |
Anh T. Hoang, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20130088254 | METHOD FOR TESTING INTEGRATED CIRCUITS WITH HYSTERESIS - A system and method for testing circuits. A generated input voltage waveform for a first phase of a test may use transitions with a voltage swing between expected low and high trigger points for an integrated circuit (IC) with hysteresis. A generated input voltage waveform for a second phase of the test may use transitions with a voltage swing between the expected low trigger point and a high sub-threshold value. The high sub-threshold value may be a tolerable voltage difference below the expected high trigger point. A generated input voltage waveform for a third phase of the test may use transitions with a voltage swing between the expected high trigger point and a low sub-threshold value. The low sub-threshold value may be a tolerable voltage difference above the expected low trigger point. The expected trigger points and sub-threshold values may be found from earlier characterization studies for the IC. | 04-11-2013 |
20140013173 | Apparatus and Method for Clock Glitch Detection During At-Speed Testing - A method and apparatus for detecting clock glitches during at-speed testing of integrated circuits is disclosed. In one embodiment, an integrated circuit includes a scan chain having a number of scan elements coupled in a series configuration. Each of the scan elements is coupled to receive a clock signal that may be cycled during a test operation. A subset of the scan elements are arranged to form, along with other components, a counter. Test stimulus data shifted into the scan chain to perform a test may include an initial count value that is shifted into the scan elements of the counter. When the test is performed, the count value is updated responsive to cycling of the clock signal. The updated count value is shifted from the counter along with other test result data, and may be used to determine if the number of clock cycles received during the test. | 01-09-2014 |
20140019817 | Noise Rejection for Built-In Self-Test with Loopback - A self-test loopback apparatus for an interface is disclosed. In one embodiment, a bidirectional interface of an integrated circuit includes a transmitter coupled to an external pin, a first receiver coupled to the external pin, and a second receiver coupled to the external pin. During operation in a test mode, the first receiver may be disabled. The transmitter may transmit test patterns generated by a built-in self-test (BIST) circuit, and compare those test patterns to patterns received by the second receiver. The second receiver may be implemented as a Schmitt trigger (wherein the first receiver may be a standard single-bit comparator). When operating in functional mode, the second receiver may be disabled. | 01-16-2014 |
20150015283 | Method and Apparatus for Power Glitch Detection in Integrated Circuits - A method and apparatus for power glitch detection in IC's is disclosed. In one embodiment, a method includes a detection circuit in an IC detecting a voltage transient wherein a value of a supply voltage has at least momentarily fallen below a reference voltage value. Responsive thereto, the detection circuit may cause a logic value to be stored in a register indicating that the detection circuit has detected the supply voltage falling below the reference voltage. The IC may include a number of detection circuits coupled to the register, each of which may provide a corresponding indication of detecting the supply voltage falling below the reference voltage. The detection circuits may be placed at different locations, and thus reading the register may yield information indicating the locations where, if any, such voltage transients occurred. | 01-15-2015 |
Anthony H. Hoang, Milpitas, CA US
Patent application number | Description | Published |
---|---|---|
20110106713 | POST FACTO IDENTIFICATION AND PRIORITIZATION OF CAUSES OF BUFFER CONSUMPTION - Some embodiments provide a system for determining an aggregate delay associated with a task attribute value. During operation, the system can receive a set of projects, which include completed projects and currently executing projects. Next, the system can determine buffer consumption amounts associated with task chains in each project. A task chain can be a sequence of tasks in the project's task dependency network which ends in the project buffer. The buffer consumption amount associated with a task chain can be the amount of the project buffer that would have been consumed if the tasks in the task chain were the only tasks in the project. Next, the system can select a set of task chains based at least on the buffer consumption amounts. The system can then aggregate task delays for tasks in the set of task chains that are associated with the task attribute value. | 05-05-2011 |
20110107333 | POST FACTO IDENTIFICATION AND PRIORITIZATION OF CAUSES OF BUFFER CONSUMPTION - Some embodiments of the present invention provide systems and techniques for collecting task status information. During operation, the system can receive a status update for a task from a task manager through a GUI. Next, the system can determine whether the first status update for the task indicates that the task is delayed. If the status update indicates that the task is delayed, the system can request the task manager to indicate the help needed to resolve the task delay. Next, the system can receive a help needed descriptor from the task manager. Subsequently, the system can receive another status update for the task from the task manager, wherein the status update indicates that the help specified in the help needed descriptor is no longer required. Next, the system can determine an amount of delay associated with the help needed descriptor. | 05-05-2011 |
20110107334 | POST FACTO IDENTIFICATION AND PRIORITIZATION OF CAUSES OF BUFFER CONSUMPTION - Some embodiments of the present invention provide systems and techniques for determining a start delay and an execution delay for a task. During operation, the system can receive a status update for the task which indicates that the task has started execution. Next, the system can receive a second status update for the task which indicates that the task has completed execution. The system can then determine the start delay for the task by: determining an actual start time using the first status update; and determining a difference between the actual start time and the task's suggested start time. Next, the system can determine the execution delay for the task by: determining an actual execution duration using the first status update and the second status update; and determining a difference between the actual execution duration and the task's planned execution duration. | 05-05-2011 |
Bao Hoang, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20130019919 | CURRENT COLLECTOR BAR AND GRID PATTERN FOR A PHOTOVOLTAIC SOLAR CELL - A solar panel has a number of rectilinear photovoltaic solar cells. Each solar cell has four edges, a current collector bar having at least two conductively coupled collector bar segments, and a grid of electrodes conductively coupled to the collector bar. A first collector bar segment is substantially parallel to and proximate to a first edge of the solar cell, a second collector bar segment is substantially parallel to and proximate to a second edge of the solar cell, the second edge being orthogonal with respect to the first edge. In some disclosed techniques, the solar panel has a string of solar cells disposed on a surface of the solar panel in a substantially spiral or serpentine manner and no solar cell within the string is electrically connected to another solar cell in the string by any means other than a cell interconnect. | 01-24-2013 |
20150144173 | INTEGRAL CORNER BYPASS DIODE INTERCONNECTING CONFIGURATION FOR MULTIPLE SOLAR CELLS - A photovoltaic solar cell assembly includes a bypass diode, a first and a second planar solar cell. Each of the first and the second solar cell includes a front facing side and a rear facing side, each rear facing side including a respective conductive surface, each front facing side including a respective current collector bar, and corresponding grid of metallic lines conductively coupled with the current collector bar. A first terminal of the bypass diode is electrically coupled with the conductive surface of the first solar cell. A second terminal of the bypass diode is electrically coupled with the current collector bar of the second solar cell. Electrical coupling of the bypass diode with the first solar cell and the second solar cell excludes any external wiring or busbar. | 05-28-2015 |
Brittanie Hoang, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20160122356 | METHODS FOR THE PREPARATION OF RIBOSIDES - Provided are methods of preparing compounds and pharmaceutical compositions for treating Filoviridae virus infections The compounds, compositions, and methods provided are particularly useful for the treatment of Marburg virus, Ebola virus and Cueva virus infections. | 05-05-2016 |
Bui Hoang, Jurupa Valley, CA US
Patent application number | Description | Published |
---|---|---|
20140158905 | COMPACT UV WATER TREATMENT DEVICE FOR SPAS - A compact UV water treatment device for spas. The device includes a reactor chamber through which the water circulates which includes a housing that receives the UV source. The housing can be a quartz tube and is protected from physical shocks by resilient members. The housing is secured within the reactor chamber via a nut assembly that does not exert force against the side walls of the housing but exerts force in the direction of the axis of the housing against a resilient and compressible seal member. The nut also has an opening that allows the UV source to be removed for replacement and a removable cap that secures the UV source within the housing. | 06-12-2014 |
20140238913 | COMBINED UV AND HEATER FOR SPA APPLICATIONS - A spa having a heater and a UV source combined in single housing that receives water from the spa such that water within the housing is simultaneously heated and treated with UV radiation for water treatment purposes. | 08-28-2014 |
20140333196 | UV BULB CONFIGURATION - A UV light and socket assembly having a pin and hole arrangement with a central pin and corresponding hole with peripheral pins and corresponding holes arranged approximately 120 degrees from each other from the central pin and opening. The light and socket assembly including a locating projection and corresponding locating opening that receives the projection that is positioned so as to be aligned with one of the peripheral pin and openings and the central pin and opening. | 11-13-2014 |
20150371805 | UV BULB CONFIGURATION - A UV light and socket assembly having a pin and hole arrangement with a central pin and corresponding hole with peripheral pins and corresponding holes arranged approximately 120 degrees from each other from the central pin and opening. The light and socket assembly including a locating projection and corresponding locating opening that receives the projection that is positioned so as to be aligned with one of the peripheral pin and openings and the central pin and opening. | 12-24-2015 |
Chi Hoang, Palo Alto, CA US
Patent application number | Description | Published |
---|---|---|
20110072217 | Distributed Consistent Grid of In-Memory Database Caches - A plurality of mid-tier databases form a single, consistent cache grid for data in a one or more backend data sources, such as a database system. The mid-tier databases may be standard relational databases. Cache agents at each mid-tier database swap in data from the backend database as needed. Consistency in the cache grid is maintained by ownership locks. Cache agents prevent database operations that will modify cached data in a mid-tier database unless and until ownership of the cached data can be acquired for the mid-tier database. Cache groups define what backend data may be cached, as well as a general structure in which the backend data is to be cached. Metadata for cache groups is shared to ensure that data is cached in the same form throughout the entire grid. Ownership of cached data can then be tracked through a mapping of cached instances of data to particular mid-tier databases. | 03-24-2011 |
Chi Khai Hoang, Newbury Park, CA US
Patent application number | Description | Published |
---|---|---|
20150071627 | Automated Stabilizing Apparatus - An automated stabilizing apparatus includes a bracket to mount an image device such as a camcorder or camera phone and a differential gear assembly connected to the bracket; a first and second drive system, consists of a bidirectional DC motor, an encoder, and a gear train, having an output shaft couples to the differential gear assembly; and an electronic enclosure houses controls elements that include a microcontroller, motor drivers, and sensors in communication with the drive systems to maintain the bracket and image device steady over a wide range of positions. | 03-12-2015 |
Chi Kim Hoang, Palo Alto, CA US
Patent application number | Description | Published |
---|---|---|
20080222111 | DATABASE SYSTEM WITH DYNAMIC DATABASE CACHING - A fully transactional mid-tier database system services database transactions. A cache manager dynamically loads database entries from a fully transactional backend-tier database system into the mid-tier database system according to the received database transactions. Time based aging or usage based aging can be assigned to selected tables in the mid-tier database system. Database entries contained in the selected tables are then automatically removed according to assigned aging constraints. | 09-11-2008 |
20130060780 | Column Domain Dictionary Compression - In column domain dictionary compression, column values in one or more columns are tokenized by a single dictionary. The domain of the dictionary is the entire set of columns. A dictionary may not only map a token to a tokenized value, but also to a count (“token count”) of the number of occurrences of the token and corresponding tokenized value in the dictionary's domain. Such information may be used to compute queries on the base table. | 03-07-2013 |
20130198249 | DISTRIBUTED CONSISTENT GRID OF IN-MEMORY DATABASE CACHES - A plurality of mid-tier databases form a single, consistent cache grid for data in one or more backend data sources, such as a database system. The mid-tier databases may be standard relational databases. Cache agents at each mid-tier database swap in data from the backend database as needed. Ownership locks maintain consistency in the cache grid. Cache agents prevent database operations that will modify cached data in a mid-tier database unless and until ownership of the cached data can be acquired for the mid-tier database. Cache groups define what backend data may be cached, as well as a general structure in which the backend data is to be cached. Metadata for cache groups is shared to ensure that data is cached in the same form throughout the entire grid. Ownership of cached data can then be tracked through a mapping of cached instances of data to particular mid-tier databases. | 08-01-2013 |
20150088813 | Combined Row and Columnar Storage for In-Memory Databases for OLTP and Analytics Workloads - Columns of a table are stored in either row-major format or column-major format in an in-memory DBMS. For a given table, one set of columns is stored in column-major format; another set of columns for a table are stored in row-major format. This way of storing columns of a table is referred to herein as dual-major format. In addition, a row in a dual-major table is updated “in-place”, that is, updates are made directly to column-major columns without creating an interim row-major form of the column-major columns of the row. Users may submit database definition language (“DDL”) commands that declare the row-major columns and column-major columns of a table. | 03-26-2015 |
Chinh Luong Hoang, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20090115651 | System and method providing channel multiplexing for analog-to-digital conversion - There is provided a demodulator system comprising a first input to receive a first analog signal at a first rate; a second input to receive a second analog signal at the first rate; a MUX coupled to the first input and the second input to receive the first analog signal and the second analog signal, and to multiplex the first analog signal and the second analog signal to generate a multiplexed analog output; an ADC to receive the multiplexed analog output and generate a multiplexed digital output, the ADC operating at a second rate, the second rate substantially equal to the first rate multiplied by a total number of input analog signals; a DEMUX to receive the multiplexed digital output and generate a first digital output having a first bitstream and a second digital output having a second bitstream corresponding to the first analog signal and the second analog signal. | 05-07-2009 |
Dinhphuoc V. Hoang, Stanton, CA US
Patent application number | Description | Published |
---|---|---|
20120019335 | SELF COMPENSATED DIRECTIONAL COUPLER - A self-compensated strip-coupled directional coupler. In one example, the self-compensated directional coupler includes a main arm formed in a single first layer of a multi-layer substrate, and a coupled arm formed in a single second layer of the multi-layer substrate. One of the coupled arm and the main arm includes a zigzag structure to compensate for misalignment between the first and second layers that can occur during manufacturing. | 01-26-2012 |
20120032735 | REDUCING COUPLING COEFFICIENT VARIATION BY USING CAPACITORS - A coupler is presented that has high-directivity and low coupling coefficient variation. The coupler includes a first trace associated with a first port and a second port. The first port is configured substantially as an input port and the second port is configured substantially as an output port. The coupler further includes a second trace associated with a third port and a fourth port. The third port is configured substantially as a coupled port and the fourth port is configured substantially as an isolated port. In addition, the coupler includes a first capacitor configured to introduce a discontinuity to induce a mismatch in the coupler. | 02-09-2012 |
20120038433 | REDUCING COUPLING COEFFICIENT VARIATION BY USING ANGLED CONNECTING TRACES - A coupler is presented that has high-directivity and low coupling coefficient variation. The coupler includes a first trace associated with a first port and a second port. The first trace includes a first main arm, a first connecting trace connecting the first main arm to the second port, and a non-zero angle between the first main arm and the first connecting trace. Further, the coupler includes a second trace associated with a third port and a fourth port. The second trace includes a second main arm. | 02-16-2012 |
20120038436 | REDUCING COUPLING COEFFICIENT VARIATION USING INTENDED WIDTH MISMATCH - A coupler is presented that has high-directivity and low coupling coefficient variation. The coupler includes a first trace with a first edge substantially parallel to a second edge and substantially equal in length to the second edge. The first trace includes a third edge substantially parallel to a fourth edge. The fourth edge is divided into three segments. The outer segments are a first distance from the third edge. The middle segment is a second distance from the third edge. Further, the coupler includes a second trace, which includes a first edge substantially parallel to a second edge and substantially equal in length to the second edge. The second trace includes a third edge substantially parallel to a fourth edge. The fourth edge is divided into three segments. The outer segments are a first distance from the third edge. The middle segment is a second distance from the third edge. | 02-16-2012 |
20120137514 | METHODS FOR FABRICATING AN OVERMOLDED SEMICONDUCTOR PACKAGE WITH WIREBONDS FOR ELECTROMAGNETIC SHIELDING - According to one exemplary embodiment, an overmolded package includes a component situated on a substrate. The overmolded package further includes an overmold situated over the component and the substrate. The overmolded package further includes a wirebond cage situated over the substrate and in the overmold, where the wirebond cage surrounds the component, and where the wirebond cage includes a number of wirebonds. The wirebond cage forms an EMI shield around the component. According to this exemplary embodiment, the overmolded package further includes a conductive layer situated on a top surface of the overmold and connected to the wirebond cage, where the conductive layer forms an EMI shield over the component. | 06-07-2012 |
20120146178 | OVERMOLDED SEMICONDUCTOR PACKAGE WITH WIREBONDS FOR ELECTROMAGNETIC SHIELDING - According to one exemplary embodiment, an overmolded package includes a component situated on a substrate. The overmolded package further includes an overmold situated over the component and the substrate. The overmolded package further includes a wirebond cage situated over the substrate and in the overmold, where the wirebond cage surrounds the component, and where the wirebond cage includes a number of wirebonds. The wirebond cage forms an EMI shield around the component. According to this exemplary embodiment, the overmolded package further includes a conductive layer situated on a top surface of the overmold and connected to the wirebond cage, where the conductive layer forms an EMI shield over the component. | 06-14-2012 |
Dinhphuoc V. Hoang, Anaheim, CA US
Patent application number | Description | Published |
---|---|---|
20150255402 | PACKAGED RADIO-FREQUENCY MODULE HAVING WIREBOND SHIELDING - According to one exemplary embodiment, an overmolded package includes a component situated on a substrate. The overmolded package further includes an overmold situated over the component and the substrate. The overmolded package further includes a wirebond cage situated over the substrate and in the overmold, where the wirebond cage surrounds the component, and where the wirebond cage includes a number of wirebonds. The wirebond cage forms an EMI shield around the component. According to this exemplary embodiment, the overmolded package further includes a conductive layer situated on a top surface of the overmold and connected to the wirebond cage, where the conductive layer forms an EMI shield over the component. | 09-10-2015 |
20150255403 | METHODS RELATED TO FABRICATION OF SHIELDED RADIO-FREQUENCY MODULE - According to one exemplary embodiment, an overmolded package includes a component situated on a substrate. The overmolded package further includes an overmold situated over the component and the substrate. The overmolded package further includes a wirebond cage situated over the substrate and in the overmold, where the wirebond cage surrounds the component, and where the wirebond cage includes a number of wirebonds. The wirebond cage forms an EMI shield around the component. According to this exemplary embodiment, the overmolded package further includes a conductive layer situated on a top surface of the overmold and connected to the wirebond cage, where the conductive layer forms an EMI shield over the component. | 09-10-2015 |
Dinhphuoc Vu Hoang, Stanton, CA US
Patent application number | Description | Published |
---|---|---|
20130021219 | RADIO-FREQUENCY MODULES HAVING TUNED SHIELDING-WIREBONDS - Disclosed are devices and methods related to radio-frequency (RF) shielding of RF modules. In some embodiments, tuned shielding can be achieved by utilizing different structures and/or arrangements of shielding-wirebonds to increase shielding in areas where needed, and to decrease shielding where not needed. Such tuning of shielding requirements can be obtained by measuring RF power levels at different locations of a module having a given design. Such tuned RF shielding configurations can improve the overall effectiveness of shielding, and can also be more cost effective to implement. | 01-24-2013 |
20130029619 | SIGNAL PATH TERMINATION - This disclosure relates to a harmonic termination circuit that is separate from a load line. In one embodiment, the load line is configured to match an impedance at the power amplifier output at a fundamental frequency of the power amplifier output and the harmonic termination circuit is configured to terminate at a phase corresponding to a harmonic frequency of the power amplifier output. According to certain embodiments, the load line and the harmonic termination circuit can be electrically coupled to the power amplifier output external to a power amplifier die via different output pins of the power amplifier die. | 01-31-2013 |
20130324069 | VIA DENSITY AND PLACEMENT IN RADIO FREQUENCY SHIELDING APPLICATIONS - Aspects of the present disclosure relate to determining the location and/or density of vias that form part of an RF isolation structure of a packaged module and the resulting RF isolation structures. From electromagnetic interference (EMI) data, locations of where via density can be increased and/or decreased without significantly degrading the EMI performance of the RF isolation structure can be identified. In certain embodiments, one or more vias can be added and/or removed from a selected area of the packaged module based on the EMI data. | 12-05-2013 |
Dinphuoc V. Hoang, Stanton, CA US
Patent application number | Description | Published |
---|---|---|
20110084368 | OVERMOLDED SEMICONDUCTOR PACKAGE WITH A WIREBOND CAGE FOR EMI SHIELDING - According to one exemplary embodiment, an overmolded package includes a component situated on a substrate. The overmolded package further includes an overmold situated over the component and the substrate. The overmolded package further includes a wirebond cage situated over the substrate and in the overmold, where the wirebond cage surrounds the component, and where the wirebond cage includes a number of wirebonds. The wirebond cage forms an EMI shield around the component. According to this exemplary embodiment, the overmolded package further includes a conductive layer situated on a top surface of the overmold and connected to the wirebond cage, where the conductive layer forms an EMI shield over the component. | 04-14-2011 |
Duong A. Hoang, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20120033716 | TIME-SETTING IN SATELLITE POSITIONING SYSTEM RECEIVERS - Techniques are provided which may be implemented using various methods and/or apparatuses in a receiver and/or other like device to determine an SPS time using SPS signals based on a correlation process. A verification process may be performed, for example, that verifies a maximum peak in comparison with other peak information resulting from the correlation process, for example, by considering a ratio of a maximum peak to a next maximum peak. A time-setting algorithm may be selected, for example, based, at least in part, on a time uncertainty and/or on a type of demodulation performed on the SPS signal. The time-setting algorithm may operatively control one or both of the correlation and/verification processes in a desired manner given the time uncertainty and/or type/mode of demodulation performed. | 02-09-2012 |
20120206297 | ADAPTIVE POSITIONING SIGNAL SEARCH STRATEGY FOR A MOBILE DEVICE - Various techniques are provided which may be implemented in a mobile device to acquire a first positioning signal transmitted by a first transmitter of a first satellite in geostationary orbit, associate the first positioning signal with a coverage region to determine a rough position of the mobile device, and affect a positioning signal search strategy based, at least in part, on the rough position of the mobile device. The search strategy may identify at least one transmitter of at least one satellite in non-geostationary orbit that is estimated to be located in a position to transmit a second positioning signal within at least a portion of the coverage region, and which may be searched for by the mobile device. Such techniques may, for example, reduce a first time to a position fix in certain instances. | 08-16-2012 |
20130208838 | DETECTION AND FILTERING OF AN UNDESIRED NARROWBAND SIGNAL CONTRIBUTION IN A WIRELESS SIGNAL RECEIVER - Techniques are provided which may be implemented using various methods and/or apparatuses in a device comprising a receiver to scan a spectral band of a received signal comprising a desired signal contribution to determine whether signal data associated with at least a sub-band of the spectral band further comprises at least one undesired signal contribution. In response to determining that the signal data comprises at least one undesired signal contribution, the mobile station may initiate at least one notch filter to affect the undesired signal contribution in subsequent signal data associated with the received signal. | 08-15-2013 |
Duong Anh Hoang, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20140266874 | CROSS-CORRELATION MITIGATION ALGORITHMS FOR GNSS SYSTEMS USING COMMON OVERLAY CODES - Methods and systems for evaluating Global Navigation Satellite System (GNSS) signals are provided. Each of a first GNSS signal received by a GNSS receiver and a second GNSS signal received by the GNSS receiver is accessed. The second GNSS signal can have temporal fluctuations weaker than temporal fluctuations in the first GNSS signal. A delay between a sequence in the first GNSS signal and a corresponding sequence signal in the second GNSS signal is estimated and compared to a threshold. Upon determining that the delay exceeds the threshold, a location is estimated using both the first GNSS signal and the second GNSS signal. | 09-18-2014 |
20150078249 | SIGNAL TRACKING AND DECODING IN GNSS - Method, computer program product, and apparatus for signal tracking and decoding in GNSS are disclosed. In one exemplary implementation, a satellite receiver may be configured to receive a first sub-frame of a satellite signal. It defers a determination of validity of the first sub-frame until a preamble of a second sub-frame is received. The satellite receiver receives the preamble of the second sub-frame, and then determines whether there is a data decoding error of the first sub-frame using the first sub-frame and the preamble of the second sub-frame. | 03-19-2015 |
Dzung T. Hoang, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090190666 | Hypothetical reference decoder with low start-up delays for compressed image and video - In one aspect, a method for encoding pictures is provided. The method is applied to each picture in a sequence of pictures, and the method comprises the steps of assigning a pre-decoder buffer removal time to the picture; selecting, for the picture, a number of bits, wherein the time-equivalent of the number of bits is no greater than a difference based on the pre-decoder buffer removal time of the picture and an initial arrival time of the picture into a pre-decoder buffer; and compressing the picture to generate the number of bits. The method may further include the step of allocating a first number of bits for compressing the picture and one or more number of bits for compressing one or more future pictures, wherein the future pictures are in the pre-decoder buffer at the pre-decoder buffer removal time of the current picture. | 07-30-2009 |
Elizabeth Hoang, Orange, CA US
Patent application number | Description | Published |
---|---|---|
20130136858 | ADHESIVE RECYCLING DURING SPIN COATING - A spin coating apparatus for applying adhesive to a substrate includes: a rotatable chuck configured to receive and hold a substrate thereon; a nozzle positioned above the rotatable chuck and configured to dispense the adhesive onto a surface of the substrate; a containment pan surrounding the rotatable chuck and configured to contain excess adhesive; a collection container in fluid communication with the containment pan; and a removal device positioned within the containment pan configured to direct the excess adhesive into the collection container. | 05-30-2013 |
Han Hoang, Tustin, CA US
Patent application number | Description | Published |
---|---|---|
20140153226 | SUN, RAIN AND WIND POWERED LIGHT - An outdoor light unit has plural self-contained mechanisms for producing electricity for powering the light unit, the light unit including a support, an electrical lamp, photovoltaic material at its top, an electrical generator, and water impingement blades and wind turbine blades to turn the generator to power the lamp. A rainwater collector collects rainwater running off of the photovoltaic material and directs it onto the water impingement blades. The generator and the rainwater collector are mounted to pivot with respect to the support, and fins cause the wind turbine blades to face into the wind. | 06-05-2014 |
Hanh Hoang, Bay Point, CA US
Patent application number | Description | Published |
---|---|---|
20090016381 | Strategy to Verify Asynchronous Links Across Chips - Various embodiments of the invention provide a frequency shifter to vary the frequency of data transmitted over time, such as to increase and decrease the frequency of test data transmitted over time to verify a digital communication device's ability to receive data having various frequencies within a specific parameter range. The frequency shifter includes a frequency modifier to shift or vary an input clock frequency to a variety of output clock frequencies, such as according to a test protocol. The frequency shifter also includes an elastic data buffer to receive the test data at the input clock frequency and to output the test data at the plurality of output clock frequencies provided by the frequency modifier. | 01-15-2009 |
20100199120 | STRATEGY TO VERIFY ASYNCHRONOUS LINKS ACROSS CHIPS - Various embodiments of the invention provide a frequency shifter to vary the frequency of data transmitted over time, such as to increase and decrease the frequency of test data transmitted over time to verify a digital communication device's ability to receive data having various frequencies within a specific parameter range. The frequency shifter includes a frequency modifier to shift or vary an input clock frequency to a variety of output clock frequencies, such as according to a test protocol. The frequency shifter also includes an elastic data buffer to receive the test data at the input clock frequency and to output the test data at the plurality of output clock frequencies provided by the frequency modifier. | 08-05-2010 |
Hao Dunne Hoang, Santa Monica, CA US
Patent application number | Description | Published |
---|---|---|
20100106663 | SYSTEM AND METHOD FOR FACILITATING CHARITABLE DONATIONS AND GOALS - A method and apparatus for a business process that permits an entity to post a charitable cause or other cause at a public organizational web site allowing the cause to be reviewed and ranked by the market place. A community of supports, including financial and other material supports, for example, is established to support each cause and facilitate the completion of its mission. Entities, such as vendors and service providers, for example, are tracked and reimbursed by the organization. The business process further provides for the tracking of payments and expenditures and provides reports to payers and organizations that champion, i.e., support, each posted cause. | 04-29-2010 |
Hoan Hoang, San Leandro, CA US
Patent application number | Description | Published |
---|---|---|
20130144558 | Systems and Methods for Dive Computers with Remote Upload Capabilities - Dive computers incorporating a variety of features are disclosed. One embodiment of the invention includes a dive computer including a microprocessor, memory configured to store a software application, a pressure transducer configured to determine depth information, and a communications device configured to communicate with external devices, wherein the software application configures the microprocessor to create a dive log stored in memory, wherein the dive log includes recorded information including depth of submersion information recorded from the pressure transducer, and transmit the dive log using the communications device. | 06-06-2013 |
John Hoang, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20150249016 | METHOD OF PLANARIZING AN UPPER SURFACE OF A SEMICONDUCTOR SUBSTRATE IN A PLASMA ETCH CHAMBER - A method of planarizing an upper surface of a semiconductor substrate in a plasma etch chamber comprises supporting the substrate on a support surface of a substrate support assembly that includes an array of independently controlled thermal control elements therein which are operable to control the spatial and temporal temperature of the support surface of the substrate support assembly to form independently controllable heater zones which are formed to correspond to a desired temperature profile across the upper surface of the semiconductor substrate. The etch rate across the upper surface of the semiconductor substrate during plasma etching depends on a localized temperature thereof wherein the desired temperature profile is determined such that the upper surface of the semiconductor substrate is planarized within a predetermined time. The substrate is plasma etched for the predetermined time thereby planarizing the upper surface of the substrate. | 09-03-2015 |
20150380272 | LINER AND BARRIER APPLICATIONS FOR SUBTRACTIVE METAL INTEGRATION - Methods and techniques for fabricating metal interconnects, lines, or vias by subtractive etching and liner deposition methods are provided. Methods involve depositing a blanket copper layer, removing regions of the blanket copper layer to form a pattern, treating the patterned metal, depositing a copper-dielectric interface material such that the copper-dielectric interface material adheres only to the patterned copper, depositing a dielectric barrier layer on the substrate, and depositing a dielectric bulk layer on the substrate. | 12-31-2015 |
20160104630 | NOVEL METHOD TO ETCH COPPER BARRIER FILM - A method of opening a barrier film below copper structures in a stack is provided. A pulsed gas is provided into a plasma processing chamber, wherein the providing the pulsed gas comprises providing a pulsed H | 04-14-2016 |
John Dinh Hoang, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100176836 | Wafer Level Burn-In and Electrical Test System and Method - A burn-in and electrical test system ( | 07-15-2010 |
Katherine T. Hoang, Milpitas, CA US
Patent application number | Description | Published |
---|---|---|
20080310861 | PON Burst Mode Receiver with Fast Decision Threshold Setting - A receiver converts an analog signal, derived from light pulses in a GPON fiber optic system, to clean digital electrical signals. A photodetector and transimpedance amplifier (TIA) convert the light pulses to analog electrical signals. A reset signal generated by a media access controller (MAC) in the GPON system signifies the start of a new burst of data. The receiver has a switchable low pass filter that establishes the threshold voltage for determining whether the analog signal is a logical 1 or a logical 0. At the very start of a new burst, the low pass filter has a fast time constant to quickly establish the threshold voltage for the burst. At a later time during the burst, the low pass filter is switched to have a slow time constant to create a relatively stable threshold voltage. | 12-18-2008 |
Khanh Hoang, Westminster, CA US
Patent application number | Description | Published |
---|---|---|
20090327347 | RELATIONSHIP DATA MANAGEMENT - Some embodiments provide a system for processing relationship data that expresses relationship between various entities. In some embodiments, the entities are entities associated directly with an enterprise. The entities in some embodiments described below also include entities associated indirectly with the enterprise through other entities. However, one of ordinary skill will realize that some embodiments might only track relationships between entities directly associated with an enterprise. In some embodiments, the system consolidates disparate relationship data sets that relate to the same set of entities. For instance, in some embodiments, the system includes several data storages that store relationship data. For at least two entities, at least two different data storages store two different relationship data sets that differently express the relationship between the two entities. The system includes a hierarchy manager that receives the two different relationship data sets and consolidates the two different relationship data sets into one relationship data set that best expresses the relationship between the two entities. | 12-31-2009 |
20120110022 | RELATIONSHIP DATA MANAGEMENT - Some embodiments provide a system for processing relationship data that expresses relationship between various entities. In some embodiments, the entities are entities associated directly with an enterprise. The entities in some embodiments described below also include entities associated indirectly with the enterprise through other entities. In some embodiments, the system consolidates disparate relationship data sets that relate to the same set of entities. For instance, in some embodiments, the system includes several data storages that store relationship data. For at least two entities, at least two different data storages store two different relationship data sets that differently express the relationship between the two entities. The system includes a hierarchy manager that receives the two different relationship data sets and consolidates the two different relationship data sets into one relationship data set that best expresses the relationship between the two entities. | 05-03-2012 |
Kieu Hoang, Agura Hills, CA US
Patent application number | Description | Published |
---|---|---|
20140287044 | FIBRIN SEALANT (FIBRINGLURAAS) CONSISTING OF A KIT OF LYOPHILIZED OR FROZEN HIGH CONCENTRATE FRIBINOGEN - The application is directed to a fibrin sealant (FIBRINGLURAAS®) consisting of a kit of lyophilized or frozen high concentrate fribinogen in which 5% a1at will be added into the final bulk and or 5% a1at as a diluent for high concentrate fibrinogen and new found proteins kh30, kh31, kh32, kh44, kh46, kh47, and kh52 in which the kh good healthy cells are present, either non-heated or heating to at least 1° C. and above, preferably at least 101° C., and lyophilized or frozen thrombin used to compound glue membrane, the diameter of which is less than 10 micrometers the actual size of the glue membrane of the fibrin sealant (FIBRINGLURAAS®) is from 0.6 μm, to 101° C. heating 0.005 micrometers and its topical applications for all solid tumor cancer | 09-25-2014 |
Kieu Hoang, Agoura Hills, CA US
Patent application number | Description | Published |
---|---|---|
20090232790 | Kit of Lyophilized Thrombin and Lyophilized Fibrinogen Used to Compound Fibrin Membrane, and Its Application - A kit of lyophilized thrombin and lyophilized fibrinogen comprises fibrinogen of 50-100 mg/ml, thrombin of 100-1000 IU/ml and 20-60 mmol/L CaCl | 09-17-2009 |
20090286960 | Method of purifying apolipoprotein A-1 - A first method of purifying apolipoprotein A-1 includes mixing plasma fraction IV with a 1-8 M urea solution to form a pretreatment solution; loading the pretreatment solution to a first anion chromatography column, and then eluting to obtain an apoA-1 protein solution; and loading the apoA-1 protein solution to a second anion chromatography column, and eluting to obtain pure apoA-1 protein. A second method includes dissolving plasma fraction IV in a buffer to produce a pretreatment solution; adding NaCl to the pretreatment solution and cooling it to form apoA-1 precipitate; collecting and reconstituting the apoA-1 precipitate; loading the reconstituted apoA-1 to an anion exchange column; and eluting apoA-1 from the column. | 11-19-2009 |
20120177610 | Manufacturing and Purification Processes of Complex Protein found in Fraction IV to make a separated Apo, Transferrin , and Alpha 1 Anti strepsin (A1AT) or A combined Transferrin / Apo/Human Albumin/A1AT and all new found proteins - Manufacturing and Purification Processes of Complex Protein found in Fraction IV to make a separated Apo, Transferrin, and Alpha 1 Antitrypsin (A1AT) or a combined Transferrin/Apo/Human Albumin/A1AT and all new found proteins. A complex of all proteins found currently in Plasma, Cryoprecipitate, Fraction III and many newly found proteins now being identified or any substances which are known proteins or unknown proteins which contain GOOD HEALTHY CELLS and the combination of any of these known or unknown proteins which contain any one of these GOOD HEALTHY cells: Neutrophil, Lymphocyte, Eosinophil, Basophil, and Marcophage, and their potential applications for treating a wide variety of diseases and other physical conditions and disorders, and for maintaining health. | 07-12-2012 |
20120195953 | Fibrin sealant (FIBRINGLURAAS) consisting of a kit of lyophilized high concentrate fribinogen intentionally enriched and preserved with fibronolysis inhibitor A1AT - Fibrin sealant (FIBRINGLURAAS®) consisting of a kit of lyophilized high concentrate fribinogen intentionally enriched and preserved with fibronolysis inhibitor A1AT, either non-heated or heating to at least 1° C. and above, preferably at least 101° C., and lyophilized thrombin used to compound glue membrane, the diameter of which is less than 10 micrometers the actual size of the glue membrane of the fibrin sealant (FIBRINGLURAAS®) is from 0.6 μm, to 101° C. heating 0.005 micrometers. Thrombin, a protein, contains good healthy cells. High concentrate fibrinogen, another protein, contains good healthy cells. AFOD (HDL ApoA1), another protein, contains good healthy cells and its topical applications for all solid tumor cancers. | 08-02-2012 |
20140086881 | GOOD HEALTHY CELLS FOUND IN PROTEINS, THEIR APPLICATIONS, AND PROCESS OF MAKING A MEDIUM TO HARVEST THE CELLS - GOOD HEALTHY DRAGON, SNAKE, DIFFERENT SIZE DOUBLE RINGS, LIGHTNING, SQUARE PIXEL, BEAMING RAYS, RECONSTRUCTION BACKGROUND, FACET, CRATER, YELLOW, LEER CELLS were found in New Proteins (among them 27 new ones and their sequences (Under a different patent application) or in the existing discovered proteins and their applications. The process of making the medium derived from any source to harvest any cell—named KH cells—KH cells are good healthy cells in which the RNA synthesizes good proteins that: 1—Send signal to the DAMAGED, SICK, AND BAD CELLS that triggers that synthesis of good proteins that transform these cells to become GOOD healthy cells. 2—Send signal to the other currently undamaged cells to synthesis of good proteins to protect them from being DAMAGED, INFECTED and PRONE to DNA and other cellular alterations. 3—Send signal to the body to produce new cells that are healthy and forbid them from being affected by intra- and extracellular damaging signals to increase the protein yield for the application of the cell expression of human healthcare, animal healthcare and plant healthcare including fertilizer and maximize production of medicine, food, fruit, juice, meat, seafood and plants. | 03-27-2014 |
20140093515 | PROCESS OF AFOD AND AFCC AND MANUFACTURING AND PURIFICATION PROCESSES OF PROTEINS - Manufacturing and purification processes of proteins, KH 1-through KH-52, and more KH proteins are being discovered in good healthy cells—named KH CELLS. KH CELLS are good healthy cells in which the RNA synthesizes good proteins that: 1) Send signal to the damaged, sick, and bad cells that triggers that synthesis of good proteins that transform these cells to become GOOD healthy cells; 2) Send signal to the other currently undamaged cells to synthesis of good proteins to protect them from being damaged, infected and prone to DNA and other cellular alterations; and 3) Send signal to the body to produce new cells that are healthy and forbid them from being affected by intra- and extracellular damaging signals. The mechanism that governs these processes is that the KH good healthy cells provide innate good signals that make good proteins to boost the immune system. | 04-03-2014 |
20140140987 | Manufacturing and Purification Processes of Complex Protein found in Fraction IV to make a separated Apo, Transferrin, and Alpha 1 Anti strepsin (A1AT) or A combined Transferrin/Apo/Human Albumin/A1AT and all new found proteins - A method of introducing healthy good human cells to eat up bad damaged cells, comprising administering an effective amount of a healthy good protein containing transferrin, alpha 1-antitrypsin, apolipoprotein A and human albumin. The method further comprises administering an effective amount of a protein containing ApoA1/2/4, or administering an effective amount of a protein containing Factor II, Factor VII, Factor IX and Factor X in prothrombin complex concentrate. The method can further comprise administering an effective amount of fibrinogen, Factor VIII, high concentrate fibrinogen, thrombin. hepatitis B immune globulin (HBIG), anti-thrombin III (AT-III), protein C, fibronectin, protein S and protein M. | 05-22-2014 |
20140141488 | SEQUENCE OF 55 NEW FOUND PROTEINS AND THEIR APPLICATION - Sequence of 55 New Found Proteins—2 new proteins in Cryoprecipitate—8 new proteins in Fraction III—8 new proteins in Prothrombin Complex Concentrate—2 new found proteins in AFCC (Fraction 33)—3 new proteins in Fraction IV and 4 new found proteins in AFOD (Fraction 42)—2 in HemoRAAS®, 3 in FibroRAAS®, 5 in GammaRAAS®, 3 in AFCC®, 1 in Fraction 3-2, 2 in Fraction 3, 4 in FibingluRAAS® (Thrombin), 3 in AFOD®, 1 in AlbuRAAS®, 1 in FibingluRAAS® (High concentrate Fibrinogen), 1 in AFCC® (From fraction IV), 2 in Transferrin from Human Plasma and their name KH1 through KH55, and 16 existing proteins in which good KH healthy cells exists and their application. | 05-22-2014 |
20140142284 | Manufacturing and Purification Processes of Complex Protein found in Fraction IV to make a separated Apo, Transferrin, and Alpha 1 Anti strepsin (A1AT) or A combined Transferrin/Apo/Human Albumin/A1AT and all new found proteins - Manufacturing and Purification Processes of Complex Protein found in Fraction IV to make a separated Apo, Transferrin, and Alpha 1 Antitrypsin (A1AT) or a combined Transferrin/Apo/Human Albumin/A1AT and all new found proteins. A complex of all proteins found currently in Plasma, Cryoprecipitate, Fraction III and many newly found proteins now being identified or any substances which are known proteins or unknown proteins which contain good healthy cells and the combination of any of these known or unknown proteins which contain any one of these good healthy cells: Neutrophil, Lymphocyte, Eosinophil, Basophil, and Macrophage, and their potential applications for treating a wide variety of diseases and other physical conditions and disorders, and for maintaining health. | 05-22-2014 |
20140153226 | SUN, RAIN AND WIND POWERED LIGHT - An outdoor light unit has plural self-contained mechanisms for producing electricity for powering the light unit, the light unit including a support, an electrical lamp, photovoltaic material at its top, an electrical generator, and water impingement blades and wind turbine blades to turn the generator to power the lamp. A rainwater collector collects rainwater running off of the photovoltaic material and directs it onto the water impingement blades. The generator and the rainwater collector are mounted to pivot with respect to the support, and fins cause the wind turbine blades to face into the wind. | 06-05-2014 |
20150284936 | Water Production System by Condensation - The present invention according to at least one aspect describes the production of water by condensation of air humidity using a lower than ambient temperature cooling system to collect water into a suitable reservoir. A machine cools stainless steel tubing with use of the glycol cooling media at 5° C. flowing inside the tube. Outside of the stainless steel tube, fans create differences in temperatures so that the humidity can condensate and turn into water, which then flows into a reservoir at the bottom of building. Minerals can be added or naturally produced by having the water flow in a lake or other reservoir and can again re filter or use reverse osmosis for drinking purpose. A system of compressors can be used for cooling the glycol inside the tube. The electricity used by these compressors is provided by either grid electricity or by renewable resources. | 10-08-2015 |
Lam Dinh Hoang, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20150095237 | License Management System - A license management system coupled with a network and having at least one processor capable of executing processor-executable code coupled with a non-transitory processor-readable medium storing processor-executable code for causing the at least one processor to: (1) read a current licensing transaction tamp value of a network element and a restored licensing transaction stamp value of the network element; (2) determine whether a discrepancy exists between the restored licensing transaction stamp value and the current licensing transaction stamp value; and (3) in response to the discrepancy between the restored licensing transaction stamp value and the current licensing transaction stamp value, transmit an alert to a user via an output port. | 04-02-2015 |
20150096059 | License Management System - A license management system comprises at least one processor capable of executing processor-executable code coupled with a non-transitory processor-readable medium storing a master license database and processor-executable code for causing the processor to: (a) store a master state of a network device indicative of at least one license key associated with the network device in the master license database; (b) access information indicative of a license key request for the network device subsequent to the storing of the master state, the license key request including a current state of the network device; (c) compare the master state of the network device with the current state of the network device; and (d) in response to the master state differing from the current state of the network device, generate an error message and store the error message in non-transitory processor-readable medium. | 04-02-2015 |
Lan Hoang, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140175639 | Semiconductor Device and Method of Simultaneous Molding and Thermalcompression Bonding - A semiconductor device has a semiconductor die disposed over a substrate. The semiconductor die and substrate are placed in a chase mold. An encapsulant is deposited over and between the semiconductor die and substrate simultaneous with bonding the semiconductor die to the substrate in the chase mold. The semiconductor die is bonded to the substrate using thermocompression by application of force and elevated temperature. An electrical interconnect structure, such as a bump, pillar bump, or stud bump, is formed over the semiconductor die. A flux material is deposited over the interconnect structure. A solder paste or SOP is deposited over a conductive layer of the substrate. The flux material and SOP provide temporary bond between the semiconductor die and substrate. The interconnect structure is bonded to the SOP. Alternatively, the interconnect structure can be bonded directly to the conductive layer of the substrate, with or without the flux material. | 06-26-2014 |
20140175640 | Semiconductor Device and Method of Bonding Semiconductor Die to Substrate in Reconstituted Wafer Form - A semiconductor device has a plurality of semiconductor die disposed over a carrier. An electrical interconnect, such as a stud bump, is formed over the semiconductor die. The stud bumps are trimmed to a uniform height. A substrate includes a bump over the substrate. The electrical interconnect of the semiconductor die is bonded to the bumps of the substrate while the semiconductor die is disposed over the carrier. An underfill material is deposited between the semiconductor die and substrate. Alternatively, an encapsulant is deposited over the semiconductor die and substrate using a chase mold. The bonding of stud bumps of the semiconductor die to bumps of the substrate is performed using gang reflow or thermocompression while the semiconductor die are in reconstituted wafer form and attached to the carrier to provide a high throughput of the flipchip type interconnect to the substrate. | 06-26-2014 |
20140175661 | Semiconductor Device and Method of Making Bumpless Flipchip Interconnect Structures - A semiconductor device includes a substrate with contact pads. A mask is disposed over the substrate. Aluminum-wettable conductive paste is printed over the contact pads of the substrate. A semiconductor die is disposed over the aluminum-wettable conductive paste. The aluminum-wettable conductive paste is reflowed to form an interconnect structure over the contact pads of the substrate. The contact pads include aluminum. Contact pads of the semiconductor die are disposed over the aluminum-wettable conductive paste. The aluminum-wettable conductive paste is reflowed to form an interconnect structure between the contact pads of the semiconductor die and the contact pads of the substrate. The interconnect structure is formed directly on the contact pads of the substrate and semiconductor die. The contact pads of the semiconductor die are etched prior to reflowing the aluminum-wettable conductive paste. An epoxy pre-dot to maintain a separation between the semiconductor die and substrate. | 06-26-2014 |
Lee Hoang, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20100140173 | Method and Device for Gravity Flow Chromatography - The invention provides gravity chromatographic columns for the automated purification of a material (e.g., a biological macromolecule, such as a peptide, protein or nucleic acid) from a sample solution, as well as methods for making and using such columns. The columns typically include a bed of media positioned above a bottom frit or between a bottom and top frit. In some embodiments, the columns employ modified pipette tips as column bodies. In some embodiments, the columns employ modified plates or racks as column bodies. In some embodiments, the invention provides methods and devices for gel filtration, desalting, buffer exchange, ion exchange, ion-pairing, normal phase and reverse phase chromatography. In some embodiments, the invention provides multiplexing gravity flow chromatography on a liquid handling robotic system. | 06-10-2010 |
20100170852 | Method and Device for Gravity Flow Chromatography - The invention provides gravity chromatographic columns for the purification of a material (e.g., a biological macromolecule, such as a peptide, protein or nucleic acid) from a sample solution, as well as methods for making and using such columns. The columns typically include a bed of media positioned above a bottom frit or between a bottom and top frit. In some embodiments, the columns employ modified pipette tips as column bodies. In some embodiments, the columns employ modified plates or racks as column bodies. In some embodiments, the invention provides methods and devices for gel filtration, desalting, buffer exchange, ion exchange, ion-pairing, normal phase and reverse phase chromatography. In some embodiments, the invention provides multiplexing gravity flow chromatography on a liquid handling robotic system. | 07-08-2010 |
20100200509 | METHOD AND DEVICE FOR SAMPLE PREPARATION - The invention provides pipette tip extraction columns for the purification of a DNA vector from un-clarified cell lysate containing cell debris as well as methods for making and using such columns. The columns typically include a bed of extraction media positioned in the pipette tip column, above a bottom frit and with an optional top frit. | 08-12-2010 |
20110195518 | Method and Apparatus for Pipette Tip Columns - An apparatus and method of using a pipette with pipette tip columns were developed in which a pipette is operated with the pipette tip columns inserted into the wells of a microplate. In this configuration the pipette is free standing and is essentially perpendicular to the microplate. The open lower ends of the pipette tip column are approximately centered within the plate well. The columns and plate are designed in such a way that the open lower ends of the pipette tip columns are in contact with liquid in the plate well however, the columns do not seal on the well bottom, preventing flow in and out of the column. The pipette contains the appropriate firmware and software to control flow for all steps of pipette tip column operation. | 08-11-2011 |
20120083598 | Purification of Nucleic acids - The present invention solves the problem of isolating nucleic acids from cells in the presence of the growth medium. The invention is particularly useful for isolating extrachromosomal replicons such as plasmids. Cells are lysed in the presence of the medium in which they were grown and nucleic acids are isolated using a pipette tip column. A liquid handling robot can be used to isolate nucleic acids from multiple samples simultaneously without the need for human intervention. | 04-05-2012 |
20120252115 | METHODS AND DEVICES FOR NUCLEIC ACID PURIFICATION - The invention provides pipette tip columns and automated methods for the purification of nucleic acids such as plasmids from unclarified cell lysates containing cell debris as well as methods for making and using such columns. The columns typically include a bed of medium positioned in the pipette tip column, above a bottom frit and with an optional top frit. | 10-04-2012 |
20130252344 | Method and Device for Sample Preparation - The invention provides pipette tip extraction columns for the purification of a DNA vector from un-clarified cell lysate containing cell debris as well as methods for making and using such columns. The columns typically include a bed of extraction media positioned in the pipette tip column, above a bottom frit and with an optional top frit. | 09-26-2013 |
20140251918 | Dissolvable Bed Chromatographic Column and Methods of Use - An automated or semi-automated method was developed for the isolation of proteins using lanthanide metals. Phosphoproteins and glycoproteins can be isolated from complex biological samples using filtration with novel column configurations. | 09-11-2014 |
20140370590 | Purification of Nucleic Acids - The present invention solves the problem of isolating nucleic acids from cells in the presence of the growth medium. The invention is particularly useful for isolating extrachromosomal replicons such as plasmids. Cells are lysed in the presence of the medium in which they were grown and nucleic acids are isolated using a pipette tip column. A liquid handling robot can be used to isolate nucleic acids from multiple samples simultaneously without the need for human intervention. | 12-18-2014 |
20150119563 | METHODS AND DEVICES FOR NUCLEIC ACID PURIFICATION - The invention provides pipette tip columns and automated methods for the purification of nucleic acids such as plasmids from unclarified cell lysates containing cell debris as well as methods for making and using such columns. The columns typically include a bed of medium positioned in the pipette tip column, above a bottom frit and with an optional top frit. | 04-30-2015 |
20160061697 | Method and Apparatus for Pipette Tip Columns - An apparatus and method of using a pipette with pipette tip columns were developed in which a pipette is operated with the pipette tip columns inserted into the wells of a microplate. In this configuration the pipette is free standing and is essentially perpendicular to the microplate. The pipette is hand-held when transferring between positions, e.g., between operation steps that take place in different rows of wells. | 03-03-2016 |
Lee Hoang, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090223893 | Method and Device for Desalting an Analyte - The invention provides gel filtration columns for the purification of an analyte (e.g., a biological macromolecule, such as a peptide, protein or nucleic acid) from a sample solution, as well as methods for making and using such columns. The columns typically include a bed of gel filtration media positioned above a bottom frit or between a bottom and top frit. In some embodiments, the columns employ modified pipette tips as column bodies. In some embodiments, the invention provides methods and devices for desalting and/or buffer exchange of a sample. | 09-10-2009 |
20100129873 | Highly Parallel Gel-Free Cloning Method - A highly parallel method for gene cloning is presented. PCR products can be isolated using a solid phase and ligated into a positive selection vector. The cloning method has a very high success rate and can be performed entirely by a liquid handling robot with very little human intervention. | 05-27-2010 |
Lien-Huong T. Hoang, Foothill Ranch, CA US
Patent application number | Description | Published |
---|---|---|
20150157455 | PROSTHETIC HEART VALVE AND DELIVERY APPARATUS - The present disclosure is directed to embodiments of catheter-based prosthetic heart valves, and in particular, prosthetic heart valves having sealing members configured to seal the interface between the prosthetic valve and the surrounding tissue of the native annulus in which the prosthetic valve is implanted. The present disclosure also discloses new methods of making an introducer sheath with an inner liner for percutaneous insertion of a medical device into a patient. | 06-11-2015 |
Nam Hoang, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20130269716 | Glass cigarette - A glass cigarette with an elongate hollow tubular borosilicate glass member. The glass member has a first open ended cylindrical smoking material retaining portion, a second cylindrical smoke cooling passage portion and a third tapered tubular mouthpiece portion. A restrictor portion joins the first portion to the second portion. The third tapered portion is contiguous with and fixed to the second portion. The mouthpiece is open ended at the tapered end. A preferred embodiment includes the overall length of the glass cigarette is approximately 106 mm. | 10-17-2013 |
Oanh Hoang, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20110161289 | Data Replication Across Enterprise Boundaries - Systems and methods for synchronizing verification data in a distributed database including client and server databases. The server database may exchange verification data regarding one-time passwords to multiple client databases. An update to the server database may be initiated based on information stored in the client database by pushing updated verification information from the client database to the server database via an SSL tunnel. An update to the client database may be initiated based on information stored in the server database by pulling updated verification data from the server database to the client database via an SSL tunnel. The client database and the server database may include a two-dimensional data field including the verification data and an associated key identifier, and a site ID. The site ID may include a unique identifier to identify the respective database in which it is included. The data field may include a sequence number assigned to each row of data that increases every time the row of information is updated. The client database and the server database may also include a replication tracking table including a record of the last known update to a remote database. Data fields that require updating may be determined based on the site ID and a comparison of the sequence numbers from the replication tracking table and the server's database. | 06-30-2011 |
Oanh Hoang, Mountain View, CA US
Patent application number | Description | Published |
---|---|---|
20140250008 | SERVICE ASSISTED RELIABLE TRANSACTION SIGNING - Techniques are disclosed for authenticating transactions conducted over computer networks, e.g., online banking transactions or other transactions performed by a financial institution at a customer's request. After receiving a transaction request (and associated transaction details), the transaction signing service signs the transaction data and sends the resulting blob to the user requesting the transaction. After being transmitted to the user, the signed transaction data itself is then signed using PKI credentials of the user, which then returns the twice-signed bundle to the financial institution. Rather than rely on the cryptographic signature of the client, the financial intuition (or other replying party) validates that the transaction data signed using its own highly trusted key has not been altered prior to being signed and returned by the client | 09-04-2014 |
Phan Hoang, Rancho Santa Margarita, CA US
Patent application number | Description | Published |
---|---|---|
20110074002 | STACKING DEVICES AT FINISHED PACKAGE LEVEL - An embodiment is a method and apparatus to stack devices. A first finished package level (FPL) device having a first grounded tested die (GTD) is reduced to nearly size of the first GTD. The first FPL has a first plurality of solder balls. The reduced first FPL device is attached to a first substrate to form a first device assembly. | 03-31-2011 |
Phan Hoang, Placentia, CA US
Patent application number | Description | Published |
---|---|---|
20100167557 | MULTI-FUNCTION MODULE - An embodiment is a method and apparatus to provide a multi-function module. A circuit board has a form factor and a connector edge corresponding to a first interface standard. The connector edge includes first and second groups of pin-outs that are mapped to pin-out assignments compatible with the first interface standard and a second interface standard, respectively. A first interface is provided on the circuit board for a first set of devices connected to the first group of pin-outs to operate according to the first interface standard. A second interface is provided on the circuit board for a second set of devices connected to the second group of pin-outs to operate according to the second interface standard. | 07-01-2010 |
20100251543 | MULTI-FUNCTION MODULE - An embodiment is a method and apparatus to provide a multi-function module. A circuit board has a form factor and a connector edge corresponding to a first interface standard. The connector edge includes first and second groups of pin-outs that are mapped to pin-out assignments compatible with the first interface standard and a second interface standard, respectively. A first interface is provided on the circuit board for a first set of devices connected to the first group of pin-outs to operate according to the first interface standard. A second interface is provided on the circuit board for a second set of devices connected to the second group of pin-outs to operate according to the second interface standard. | 10-07-2010 |
20100291736 | STACKING MULTIPLE DEVICES USING SINGLE-PIECE INTERCONNECTING ELEMENT - An embodiment of the present invention is a technique to stack multiple devices using an interconnecting element. A board has a periphery and top and bottom surfaces. The top surface has top contact pads to attach to a first device. The bottom surface is milled down to form a cavity confined by vertical walls around the periphery. The cavity fits a second device. Bottom contact pads are formed on bottom side of the vertical walls. The bottom contact pads are raised with respect to the bottom side of the vertical walls. Traces internal to the board connect the bottom contact pads to the top contact pads. | 11-18-2010 |
20110126046 | SAVING INFORMATION TO FLASH MEMORY DURING POWER FAILURE - An embodiment is a method and apparatus to save data during power failure. A power supply generator generates operating voltages to a circuit from a generator supply source. A power monitor monitors a normal supply voltage and a backup supply voltage to provide a normal supply voltage to the generator supply source in a normal mode and to provide a backup supply voltage to the generator supply source in a power failure mode. A data transfer circuit transfers data from a volatile memory in the circuit to a non-volatile memory during the power failure mode. | 05-26-2011 |
Pho Hoang, Foothill Ranch, CA US
Patent application number | Description | Published |
---|---|---|
20140181363 | ADAPTING BEHAVIOR OF SOLID-STATE DRIVE USING REAL USAGE MODEL - An embodiment is a technique to adapt behavior of a solid-state drive (SSD) to extend lifespan of the SSD. Real environmental information is received from an environmental processor. The real environmental information corresponds to an environment of the SSD. A behavior model is selected based on a real environmental model and an internal data usage model. If a new behavior model is selected, the environmental processor is informed about the new behavior model. The environmental processor sends control commands to a power management module to apply new power policy to the SSD. Information on the new behavior model is made available for query. If current behavior model is selected, the current behavior model is maintained. | 06-26-2014 |
20140181585 | REAL USAGE MODEL FOR SOLID-STATE DRIVE - An embodiment is a technique to generate failure mode information for solid-state drive (SSD) in real environment. An environmental acquisition module acquires environmental information from an environmental sensor. A learning and update module generates an environmental profile based on the acquired environmental information. A failure acquisition module associates failure information from an SSD controller that controls an SSD with the environmental profile. An operation analyzer analyzes the associated failure information using pre-determined information provided by a database to generate failure mode information. A decision module decides if the failure mode information is valid. | 06-26-2014 |
20140181595 | ESTIMATING LIFESPAN OF SOLID-STATE DRIVE USING REAL USAGE MODEL - An embodiment is a technique to estimate lifespan of a solid-state drive (SSD). Real environmental information from an environmental processor is received. The real environmental information corresponds to an environment of a solid-state drive (SSD). The lifespan of the SSD is estimated using the real environmental information and an internal data usage model. The estimated lifespan is made available for retrieval. | 06-26-2014 |
Phu Hoang, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20150112959 | Search System Using Search Subdomain And Hints To Subdomains In Search Query Statements And Sponsored Results On A Subdomain-By-Subdomain Basis - A method and apparatus for generating search results including searching by subdomain and providing sponsored results by subdomain is provided. A search system according to embodiments of the present invention analyzes search queries to determine if they are to be routed to subdomains and presents results include sponsored hits sponsored on a subdomain by subdomain basis. | 04-23-2015 |
Soi Q. Hoang, San Gabriel, CA US
Patent application number | Description | Published |
---|---|---|
20100290859 | THREADED ANCHOR FOR CONCRETE METAL DECK FLOORS - A threaded anchor for concrete metal deck floors includes a hollow plastic sleeve having an internally threaded top portion, a flared top end forming several outwardly-extending fingers, and a bottom end. A threaded bolt has a head end and a shaft with external threads mating with the threads of the hollow plastic sleeve. The shaft of the bolt includes internal threads having at least two different diameters. A nut is threaded to mate with the external threads on the bolt. In use, the assembled insert is punched in place through a hole formed in a metal deck layer. The fingers of the plastic sleeve collapse as the assembly is passed through the hole and expand below the deck. The nut is then tightened against the top of the deck to hold the insert in place. | 11-18-2010 |
Thiennga Hoang, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110035494 | NETWORK VIRTUALIZATION FOR A VIRTUALIZED SERVER DATA CENTER ENVIRONMENT - A data center includes a physical host machine operating a virtualized entity and a network switch having a physical port connected to the physical host machine. To configure the network switch, the network switch has a management module that acquires information about the virtualized entity operating on the physical host machine. The network switch associates the acquired information about the virtualized entity with the physical port, assigns the virtualized entity to a group associated with a traffic-handling policy, and processes packet traffic from the virtualized entity in accordance with the traffic-handling policy. The virtualized entity can be, for example, a virtual machine or a multi-queue network input/output adapter operating on the physical host machine. | 02-10-2011 |
Thuan Van Hoang, Mountains House, CA US
Thuvan Hoang, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20080281846 | High performant row-level data manipulation using a data layer interface - Performing an operation directly on data stored in a database table provides for avoiding generation and processing of SQL statements. A Data Layer interface, comprising a set of APIs, allows internal database server components to call directly to the Data Layer for making fast row changes to a table. According to an embodiment, before making any row change to a table through this Data Layer interface, a shared state data structure is created to hold the metadata about the table. A single shared state can be used for all DML changes to a particular table regardless of what columns are updated or inserted during each DML operation. When a process needs to change a row, the process uses a mutable state based on the shared state of the table. | 11-13-2008 |
20090037422 | COMBINING CAPTURE AND APPLY IN A DISTRIBUTED INFORMATION SHARING SYSTEM - In accordance with an embodiment of the present invention, an information sharing mechanism comprising a memory structure may be provided in a database system. In an embodiment, mined information transferred by a capture process to an associated apply process can be written into the memory structure without taking any latch. Similarly, the mined information can be read by the apply process from the memory structure without taking any latch. The capture and apply processes may work cooperatively to establish a safe point in log mining under various circumstances such as in an initial startup state, in a steady state, in a process restart scenario in the middle of information sharing. In some embodiments, the information sharing mechanism supports both checkpoint-free and checkpoint modes of log mining by the capture process. In addition, both the capture process and the apply process may employ an eager apply approach to increase processing capacity. | 02-05-2009 |
20090037494 | CHECKPOINT-FREE IN LOG MINING FOR DISTRIBUTED INFORMATION SHARING - A checkpoint free log mining mechanism comprising a capture process and an apply process that are logically associated with each other may be provided in a database system. In an embodiment, log mining information published by the capture process to the apply process comprises a complete set of log information for each interesting transaction. A system change number of a start transaction record of a transaction may be used to represent a start time of the entire transaction. The capture and apply processes may work cooperatively to establish a safe time point in the form of a particular system change number in logs to begin mining, under various circumstances such as in an initial startup state, in a steady state, in a process restart scenario in the middle of checkpoint free log mining, or in a transition between the checkpoint mode and the checkpoint free mode. | 02-05-2009 |
20090125563 | REPLICATING AND SHARING DATA BETWEEN HETEROGENEOUS DATA SYSTEMS - In accordance with an embodiment of the present invention, a heterogeneous data sharing mechanism comprising a capture process and an apply process may be provided in a database system. The capture process mines or receives, at the source entity, a plurality of records that belong to a plurality of transactions. Here, first records from a first transaction in the plurality of transactions are interleaved with one or more records from one or more different transactions in the plurality of transactions. The capture process orders the plurality of records into a stream of ordered records such that all records that belong to a transaction are stored contiguously in a single block of records in the stream. Subsequently, the capture process sends the stream of ordered records from the source entity to the sink entity. Alternatively, the apply process retrieves the stream of ordered records from the capture process. | 05-14-2009 |
20100198920 | HIGH PERFORMANT INFORMATION SHARING AND REPLICATION FOR SINGLE-PUBLISHER AND MULTIPLE-SUBSCRIBER CONFIGURATION - A method for sharing information between a publisher and multiple subscribers is provided. The publisher uses a latch-free, single publisher, multiple subscriber shared queue to share information. Logical change records representing changes made to a database are enqueued in the shared queue as messages in a stream of messages, and subscribers read the logical change records. Subscribers may filter logical change records before sending to apply processes for processing. An identifying property of the source instance of a change encapsulated in a logical change record may be included with each message enqueued. | 08-05-2010 |
20110137963 | PERFORMING AN ACTION IN RESPONSE TO A FILE SYSTEM EVENT - A method and apparatus for performing an action in response to a file system event is provided. According to one aspect, sets of “event listeners” are associated with a file hierarchy and/or the nodes thereof. Each event listener contains a set of “event handlers.” Each event handler corresponds to a separate type of event that may occur relative to the file hierarchy's nodes. When an event is going to occur relative to the hierarchy or a node thereof, all event listeners that are associated with that hierarchy/node are inspected to determine whether those event listeners contain any event handlers that correspond to the event's type. Those event handlers that correspond to the event's type are placed in an ordered list of event handlers to be invoked. As the event handlers in the list are invoked, programmatic mechanisms that correspond to those event handlers are executed to perform customized user-specified actions. | 06-09-2011 |
20120278282 | Techniques for Combining Statement Level, Procedural, and Row Level Replication - Techniques for replicating data in database systems are described. In an example embodiment, a set of changes is received at a destination database, where the set of changes has been applied at a source database and is being replicated from the source database to the destination database. The set of changes is analyzed and it is determined that the set of changes includes two or more of: a subset of row-level changes, a subset of statement-level changes, and a subset of procedure-level changes. A set of dependencies is determined at least between the changes that are included in the subsets of changes. The changes, in the subsets of changes, are assigned to two or more processing elements. The set of changes is applied to the destination database by executing the two or more processing elements in parallel to each other and based on the set of dependencies. | 11-01-2012 |
20150032695 | CLIENT AND SERVER INTEGRATION FOR REPLICATING DATA - Techniques are provided for client and server integration for scalable replication. A replication client transmits change records to a database server over a stream. The database server determines at least one batch comprising change records for at least one transaction. The database server generates dependency data for at least one change record in a batch based on at least one constraint identifier for at least one column. The database server determines an ordered grouping of the change records based on an operation type of each change record and the dependency data of each change record, wherein change records sharing operation types are grouped together unless a division based on the dependency data is determined. The database server generates a reordered transaction comprising a plurality of reordered operations based on the ordered grouping of the change records of the particular batch. | 01-29-2015 |
Thuyan Hoang, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20110010392 | Checkpoint-Free In Log Mining For Distributed Information Sharing - Techniques for replicating data between database systems without taking checkpoints are provided. In an embodiment, a capture process restarts. Upon restarting, the capture process reestablishes an association with an apply process. A particular logical time maintained by the apply process is then communicated to the capture process. Upon receiving the particular logical time, the capture process restarts mining from this particular logical time. | 01-13-2011 |
Tim T. Hoang, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100119024 | METHOD AND APPARATUS FOR MULTI-MODE CLOCK DATA RECOVERY - The disclosed invention is a technology for producing a recovered clock signal using a multi-mode clock data recovery (CDR) circuit that accommodates a flexible range operating frequencies F and consecutive identical digit requirements CID. In a first mode of operation, a controlled oscillator produces the recovered clock signal, and in a second mode of operation, a phase interpolator produces the recovered clock signal. The multi-mode CDR circuit operates in the first mode if (CID/F) is less than a threshold time value and in the second mode if (CID/F) is greater than the threshold time value. | 05-13-2010 |
Tim Tri Hoang, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080246516 | Phase Frequency Detectors Generating Minimum Pulse Widths - A phase frequency detector compares a reference clock signal to a feedback clock signal to generate pulses in one or more output signals. The one or more output signals have a minimum pulse width. The phase frequency detector has a temperature sensing circuit. The phase frequency detector adjusts the minimum pulse width of the one or more output signals using the temperature sensing circuit to compensate for variations in the temperature of the phase frequency detector. | 10-09-2008 |
20080258765 | Low-power transceiver architectures for programmable logic integrated circuit devices - High-speed serial interface or transceiver circuitry on a programmable logic device integrated circuit (“PLD”) includes features that permit the PLD to satisfy a wide range of possible user needs or applications. This range includes both high-performance applications and applications in which reduced power consumption by the PLD is important. In the latter case, any one or more of various features can be used to help reduce power consumption. | 10-23-2008 |
20090011716 | SIGNAL LOSS DETECTOR FOR HIGH-SPEED SERIAL INTERFACE OF A PROGRAMMABLE LOGIC DEVICE - A loss-of-signal detector includes digital and analog monitoring of incoming data. The incoming signal is compared digitally to at least one predetermined pattern that may indicate a loss of signal, and also is monitored by an analog detector that detects transitions in the data. If the digital comparison fails to match any of the at least one predetermined pattern, or if transitions are detected by the analog monitoring, even if the digital comparison produces a pattern match, then loss of signal is not indicated. | 01-08-2009 |
20090122939 | Wide range and dynamically reconfigurable clock data recovery architecture - Wide range and dynamically reprogrammable CDR architecture recovers an embedded clock signal from serial input data with a wide range of operating frequencies. In order to support a wide range of data rates, the CDR architecture includes multiple operating parameters. These parameters include various pre/post divider settings, charge pump currents, loop-filter and bandwidth selections, and VCO gears. The parameters may be dynamically reprogrammed without powering down the circuitry or PLD. This allows the CDR circuitry to switch between various standards and protocols on-the-fly. | 05-14-2009 |
20090161738 | Transceiver system with reduced latency uncertainty - A transceiver system with reduced latency uncertainty is described. In one implementation, the transceiver system has a word aligner latency uncertainty of zero. In another implementation, the transceiver system has a receiver-to-transmitter transfer latency uncertainty of zero. In yet another implementation, the transceiver system has a word aligner latency uncertainty of zero and a receiver-to-transmitter transfer latency uncertainty of zero. In one specific implementation, the receiver-to-transmitter transfer latency uncertainty is eliminated by using the transmitter parallel clock as a feedback signal in the transmitter phase locked loop (PLL). In one implementation, this is achieved by optionally making the transmitter divider, which generates the transmitter parallel clock, part of the feedback path of the transmitter PLL. In one implementation, the word aligner latency uncertainty is eliminated by using a bit slipper to slip bits in such a way so that the total delay due to the word alignment and bit slipping is constant for all phases of the recovered clock. This allows for having a fixed and known latency between the receipt and transmission of bits for all phases of parallelization by the deserializer. In one specific implementation, the total delay due to the bit shifting by the word aligner and the bit slipping by the bit slipper is zero since the bit slipper slips bits so as to compensate for the bit shifting that was performed by the word aligner. | 06-25-2009 |
20100073094 | Techniques For Generating Fractional Clock Signals - A circuit includes phase detection circuitry, a clock signal generation circuit, a first frequency divider, and a second frequency divider. The phase detection circuitry compares an input clock signal to a feedback signal to generate a control signal. The clock signal generation circuit generates a periodic output signal in response to the control signal. The first frequency divider divides a frequency of the periodic output signal by a first value to generate a first frequency divided signal. The second frequency divider divides the frequency of the periodic output signal by a second value to generate a second frequency divided signal. The first and the second frequency divided signals are routed to the phase detection circuitry as the feedback signal during different time intervals. | 03-25-2010 |
20110188564 | DIGITAL ADAPTATION CIRCUITRY AND METHODS FOR PROGRAMMABLE LOGIC DEVICES - Equalization of an incoming data signal can be controlled by sampling that signal at times when data values in that signal should be stable (“data samples”) and when that signal should be in transition between successive data values that are different (“transition samples”). A transition sample that has been taken between two successive differently valued data samples is compared to a reference value (which can be one of those two data samples). The result of this comparison can be used as part of a determination as to whether to increase or decrease equalization of the incoming data signal. | 08-04-2011 |
20110188621 | CLOCK AND DATA RECOVERY CIRCUITRY WITH AUTO-SPEED NEGOTIATION AND OTHER POSSIBLE FEATURES - An integrated circuit (“IC”) may include clock and data recovery (“CDR”) circuitry for recovering data information from an input serial data signal. The CDR circuitry may include a reference clock loop and a data loop. A retimed (recovered) data signal output by the CDR circuitry is monitored by other control circuitry on the IC for a communication change request contained in that signal. Responsive to such a request, the control circuitry can change an operating parameter of the CDR circuitry (e.g., a frequency division factor used in either of the above-mentioned loops). This can help the IC support communication protocols that employ auto-speed negotiation. | 08-04-2011 |
20110235756 | SIGNAL LOSS DETECTOR FOR HIGH-SPEED SERIAL INTERFACE OF A PROGRAMMABLE LOGIC DEVICE - A loss-of-signal detector includes digital and analog monitoring of incoming data. The incoming signal is compared digitally to at least one predetermined pattern that may indicate a loss of signal, and also is monitored by an analog detector that detects transitions in the data. If the digital comparison fails to match any of the at least one predetermined pattern, or if transitions are detected by the analog monitoring, even if the digital comparison produces a pattern match, then loss of signal is not indicated. | 09-29-2011 |
20120063556 | Techniques for Varying a Periodic Signal Based on Changes in a Data Rate - A circuit includes a phase detection circuit, a phase adjustment circuit, and a sampler circuit. The phase detection circuit compares a phase of a first periodic signal to a phase of a second periodic signal to generate a control signal. The phase adjustment circuit causes the phase of the second periodic signal and a phase of a third periodic signal to vary based on a variation in the control signal. The sampler circuit samples a data signal to generate a sampled data signal in response to the third periodic signal. The circuit varies a frequency of the third periodic signal to correspond to changes in a data rate of the data signal between at least three different data rates that are based on at least three data transmission protocols. | 03-15-2012 |
20120256670 | Techniques for Reducing Duty Cycle Distortion in Periodic Signals - A transmitter circuit is operable to provide an output signal in response to a first periodic signal. A multiplexer circuit is operable to provide a second periodic signal as a selected signal during a first phase of operation. The multiplexer circuit is operable to provide the output signal of the transmitter circuit as the selected signal during a second phase of operation. A sampler circuit is operable to generate first samples of the selected signal during the first phase of operation. The sampler circuit is operable to generate second samples of the selected signal during the second phase of operation. A duty cycle control circuit is operable to adjust a duty cycle of the first periodic signal based on the first and the second samples. | 10-11-2012 |
20130093482 | CLOCK AND DATA RECOVERY CIRCUITRY WITH AUTO-SPEED NEGOTIATION AND OTHER POSSIBLE FEATURES - An integrated circuit (“IC”) may include clock and data recovery (“CDR”) circuitry for recovering data information from an input serial data signal. The CDR circuitry may include a reference clock loop and a data loop. A retimed (recovered) data signal output by the CDR circuitry is monitored by other control circuitry on the IC for a communication change request contained in that signal. Responsive to such a request, the control circuitry can change an operating parameter of the CDR circuitry (e.g., a frequency division factor used in either of the above-mentioned loops). This can help the IC support communication protocols that employ auto-speed negotiation. | 04-18-2013 |
20130275071 | APPARATUS AND METHODS FOR CALIBRATING ANALOG CIRCUITRY IN AN INTEGRATED CIRCUIT - The present disclosure provides apparatus and methods for the calibration of analog circuitry on an integrated circuit. One embodiment relates to a method of calibrating analog circuitry within an integrated circuit. A microcontroller that is embedded in the integrated circuit is booted up. A reset control signal is sent to reset an analog circuit in the integrated circuit, and a response signal for the analog circuit is monitored by the microcontroller. Based on the response signal, a calibration parameter for the analog circuit is determined, and the analog circuit is configured using the calibration parameter. Other embodiments, aspects and features are also disclosed. | 10-17-2013 |
20140037033 | Techniques for Varying a Periodic Signal Based on Changes in a Data Rate - A circuit includes phase detection, frequency adjustment, sampler, and control circuits. The phase detection circuit compares phases of first and second periodic signals to generate a control signal. The frequency adjustment circuit adjusts a frequency of the second periodic signal and a frequency of a third periodic signal based on the control signal. The sampler circuit samples a data signal to generate a sampled data signal in response to the third periodic signal. The control circuit adjusts the frequency of the third periodic signal based on the data signal changing from a first data rate to a second data rate while maintaining the frequency of the second periodic signal constant. The control circuit adjusts the frequency of the second periodic signal and the frequency of the third periodic signal based on the data signal changing from the second data rate to a third data rate. | 02-06-2014 |
20140269890 | DIGITAL EQUALIZER ADAPTATION USING ON-DIE INSTRUMENT - Systems and methods are provided for adjusting gain of a receiver. Adaptation circuitry is operable to identify, based on a matrix representation of a receiver's output generated from horizontal and vertical sweeps of the receiver's output, an eye opening of the receiver's output. The adaptation circuitry is also operable to determine whether a size of the eye opening needs to be changed. When it is determined that the size of the eye opening needs to be changed, the adaptation circuitry is operable to generate a digital signal to change a gain setting of the receiver. When the signal at the receiver's output is under-equalized, the AC gain of the receiver is increased. When the signal at the receiver's output is over-equalized, the AC gain of the receiver is decreased. | 09-18-2014 |
20140368272 | PROGRAMMABLE HIGH-SPEED VOLTAGE-MODE DIFFERENTIAL DRIVER - A voltage-mode differential driver is disclosed. The differential driver includes two driver arms, each driver arm including a variable-impedance driver for driving a single-ended output signal. Each variable-impedance driver comprises multiple driver slices, where each driver slice includes a pre-driver circuit and a driver circuit. Advantageously, it has been determined that the disclosed voltage-mode driver design requires less power than conventional current-mode drivers. In one implementation, the disclosed voltage-mode driver design provides the capability of independently programming the delay of the two single-ended outputs so as to compensate for differential skew. Other embodiments and features are also disclosed. | 12-18-2014 |
20150207480 | DIGITAL EQUALIZER ADAPTATION USING ON-DIE INSTRUMENT - Systems and methods are provided for adjusting gain of a receiver. Adaptation circuitry is operable to identify, based on a matrix representation of a receiver's output generated from horizontal and vertical sweeps of the receiver's output, an eye opening of the receiver's output. The adaptation circuitry is also operable to determine whether a size of the eye opening needs to be changed. When it is determined that the size of the eye opening needs to be changed, the adaptation circuitry is operable to generate a digital signal to change a gain setting of the receiver. When the signal at the receiver's output is under-equalized, the AC gain of the receiver is increased. When the signal at the receiver's output is over-equalized, the AC gain of the receiver is decreased. | 07-23-2015 |
Tin Hoang, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20160120672 | ONE-WAY ACTUATOR KNOB - Embodiments of the present disclosure relate to apparatuses, systems, and methods for safely delivering and deploying an intravascular device. An apparatus for controlling an intravascular device may include a body having rotating assembly disposed through the body. The rotating assembly may be configured to hold a proximal end of an elongate mandrel. The rotating assembly may be rotationally connected to the body by a one-way bearing. | 05-05-2016 |
Tinh H. Hoang, Westminster, CA US
Patent application number | Description | Published |
---|---|---|
20120326502 | SYSTEM AND METHOD OF ELIMINATING WASTED ENERGY KNOWN AS VAMPIRE ELECTRICITY OR PHANTOM LOAD LOSS - An apparatus for eliminating electricity leakage from an electronic device connected to a power supply, while the electronic device is in switched-off or stand-by state is disclosed. The apparatus comprises of a charging module connected to at least one rechargeable battery for selectively providing electricity from the power supply to the rechargeable battery while the electronic device is in switched-on state. An isolation module is provided for isolating the power supply from the electronic device while the electronic device is in switched-off or standby state and restoring the power supply when the electronic device is in switched-on state. A back up module connected to the rechargeable battery, providing power to at least one active component from the rechargeable battery such that at least one active component remains operational even when the electronic device is in switched-off or standby state. | 12-27-2012 |
20140265566 | System and Method of Eliminating Wasted Energy Known as Vampire Electricity or Phantom Load Loss - An apparatus for eliminating electricity leakage from an electronic device connected to a power supply, while the electronic device is in switched-off state or stand-by state is disclosed. The electricity leakage is the electricity consumed by at least one active component of the electronic device that remains active in the switched-off state or standby state. The apparatus comprises of a charging module connected to at least one rechargeable battery for selectively providing electricity from the power supply to the rechargeable battery while the electronic device is in switched-on state using a MCU chip and associated circuit. An isolation module is provided for isolating the power supply from the electronic device while the electronic device is in switched-off state or standby state and restoring the power supply when the electronic device is in switched-on state. A back up module connected to the rechargeable battery, providing power to at least one active component from the rechargeable battery such that at least one active component remains operational even when the electronic device is in switched-off state or standby state. | 09-18-2014 |
Tony Hoang, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20080300988 | WIRELESS ELECTRONIC VEHICLE WINDOW DISPLAY SYSTEM - The invention of the wireless electronic vehicle window display system employs the latest technology in electronic paper and low power consumption wireless networking devices. One contemplated embodiment of the present invention consists of three main components: A vehicle information portal, an electronic vehicle window display system subscriber, and the electronic paper. The invention is intended to provide an effective method of displaying pricing, vehicle specifications, promotions, and warranties on vehicles at the dealer's lot. The invention removes the time-consuming and costly tasks of updating information on the current paper-based window sticker. | 12-04-2008 |
Tony Hoang, Mountain House, CA US
Patent application number | Description | Published |
---|---|---|
20150121330 | HIERARCHICAL ELECTROMIGRATION ANALYSIS USING INTELLIGENT CONNECTIVITY - Implementations of the present disclosure involve methods and systems for performing an electromigration analysis of a microelectronic circuit design. In particular, the implementations describe provide for performing a hierarchical extraction of the design, determining an approximate positioning and connection of two or more components of the design and performing electromigration analysis on the design. In one implementation, an intelligent connectivity may be applied to the hierarchical extraction to achieve an approximate location of the connection points between the blocks of the design. In one example, the intelligent connectivity technique may utilize a coordinate grid related to the design to approximate the connection points between the blocks of the design. Thus, by combining the hierarchical extraction with an intelligent connectivity technique, an electromigration analysis of a VLSI microelectronic design may be accomplished within the limitations of the analysis tools that is more accurate than previous electromigration analysis techniques | 04-30-2015 |
Tuan Hoang, Westminster, CA US
Patent application number | Description | Published |
---|---|---|
20090269056 | BIT ERROR RATE BASED SYSTEM AND METHOD FOR OPTIMIZING COMMUNICATION SYSTEM PERFORMANCE | 10-29-2009 |
20120243587 | System and Method for Implementing a Single Chip Having a Multiple Sub-Layer PHY - A system and method are disclosed for supporting 10 Gigabit digital serial communications. Many of the functional components and sublayers of a 10 Gigabit digital serial communications transceiver module are integrated into a single IC chip using the same CMOS technology throughout the single chip. The single chip includes a PMD transmit/receive CMOS sublayer, a PMD PCS CMOS sublayer, a XGXS PCS CMOS sublayer, and a XAUI transmit/receive CMOS sublayer. The single chip supports both 10 Gigabit Ethernet operation and 10 Gigabit Fibre Channel operation. The single chip interfaces to a MAC, an optical PMD, and non-volatile memory. | 09-27-2012 |
Tuan Hoang, Pasadena, CA US
Patent application number | Description | Published |
---|---|---|
20100222769 | MEMS ELECTROCHEMICAL BELLOWS ACTUATOR - An implantable fluid delivery system may include a fluid reservoir configured to hold a supply of fluid, to dispense that fluid under the control of an actuator, and to be implanted within the body of a living host. An actuator within the fluid reservoir may cause the fluid to be controllably dispensed from the fluid reservoir. The actuator may include a bellows configured to expand in a direction when inflated. The bellows may have folds with surfaces which run substantially perpendicular to the direction of expansion in a collapsed state and which define a stacked set of convolutions. Each convolution may have a collapsed height of no more than 1 mm and a width perpendicular to the direction of expansion of no more than 8 mm. Electrodes may be configured to come in electrical contact with an electrolyte within the bellows and to cause electricity to run through the electrolyte, thereby causing the electrolyte to break down into a gas and, in turn, to cause the bellows to expand. Methods of making the bellows which utilize stacked sheets are also disclosed. | 09-02-2010 |
Tuong Hoang, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130063182 | Small Highly Accurate Battery Temperature Monitoring Circuit - A battery temperature monitoring circuit, which has a cold comparator and a hot comparator, achieves high accuracy in a small cell size by utilizing a cold current optimized for the cold comparator and a cold reference voltage, and a hot current optimized for the hot comparator and a hot reference voltage, along with switching circuitry that provides the cold current to the cold comparator as the battery temperature approaches the cold trip temperature, and the hot current to the hot comparator as the battery temperature approaches the hot trip temperature. | 03-14-2013 |
20150103868 | SMALL HIGHLY ACCURATE BATTERY TEMPERATURE MONITORING CIRCUIT - A battery temperature monitoring circuit, which has a cold comparator and a hot comparator, achieves high accuracy in a small cell size by utilizing a cold current optimized for the cold comparator and a cold reference voltage, and a hot current optimized for the hot comparator and a hot reference voltage, along with switching circuitry that provides the cold current to the cold comparator as the battery temperature approaches the cold trip temperature, and the hot current to the hot comparator as the battery temperature approaches the hot trip temperature. | 04-16-2015 |
Vinh Hoang, Rancho Cordova, CA US
Patent application number | Description | Published |
---|---|---|
20150101467 | BEARING ASSEMBLY FOR USE WITH A ROTATING MACHINING DEVICE - A rotating machining device includes a segmented support housing arranged to be mounted on a work piece and a segmented headstock mounted on the support housing and rotatable relative to the support housing about an axis. The rotating machining device also includes at least one bearing assembly disposed between the headstock and the support housing. The at least one bearing assembly includes a first race having a first set of bearing elements arranged to dynamically contact a first portion of the headstock and reciprocate within the bearing assembly in a first direction. The at least one bearing assembly also includes a second race having a second set of bearing elements arranged to dynamically contact a second portion of the headstock and recirculate within the bearing assembly in a second direction opposite the first direction so as to promote distribution of a load applied to the bearing assembly. | 04-16-2015 |
20150107425 | TOOL FEED SYSTEM FOR USE WITH A ROTATING MACHINING DEVICE - A rotating machining device for machining a work piece includes a support housing adapted to be mounted on the work piece and a headstock rotatably mounted on the support housing. At least one tool module is mounted to the headstock and includes a tool feed system having a tool holder and a feed mechanism operatively connected to the tool holder. A tripper pin assembly is mounted on the support housing and arranged to collide with the feed mechanism for advancement of the tool holder relative to the work piece. The feed mechanism collides with the tripper pin assembly at a collision point radially positioned inside of an outer diameter of the headstock. | 04-23-2015 |
20150184691 | BEARING ASSEMBLY FOR USE WITH A ROTATING MACHINING DEVICE - A bearing assembly includes a first race having an arcuate configuration and a first set of bearing elements. The first set of bearing elements is arranged to dynamically contact the first race and recirculate within the bearing assembly in a first direction. A second race has an arcuate configuration and is removably secured to the first race. A second set of bearing elements is arranged to dynamically contact the second race and recirculate within the bearing assembly in a second direction opposite the first direction. | 07-02-2015 |
20150360293 | TOOL FEED SYSTEM FOR USE WITH A ROTATING MACHINING DEVICE - A rotating machining device for machining a work piece includes a body having a support housing and a headstock rotatable relative to the support housing. A tool feed system including a tool module is attached to the headstock and a tripper pin assembly is attached to the support housing. The tripper pin assembly is arranged to collide with the tool feed system at a collision point for advancement of the tool feed system relative to the work piece. The radial position of the collision point is adjustable relative to the tool module such that the collision point is repositionable independent of the tool module. | 12-17-2015 |
Vuong Hoang, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20160050736 | LIGHTING DEVICE WITH AMBIENT LIGHT SENSOR - A lighting device may be implemented to automatically adjust a projected light level based on ambient lighting conditions detected at a sensor. In one example, a lighting device includes a light source adapted to project light. The lighting device also includes a sensor adapted to provide illumination measurements based on ambient light detected by the sensor including at least a reflected portion of the projected light. The lighting device also includes a controller adapted to select a range of illumination levels and adjust the projected light based on the provided illumination measurements to transition the projected light through a plurality of projected light levels until at least a new illumination measurement provided by the sensor is within the range of illumination levels. Additional devices and related methods are also provided. | 02-18-2016 |