Nakanishi, Kanagawa
Akiko Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20080239724 | Illuminating Device - An illuminating device that is improved in heat radiation property and is suppressed in the occurrence of peeling and warping of a reflector. The reflector having a housing portion that houses a light emitting diode element is disposed on a substrate a visible light converting layer is formed on the housing portion and a lens is disposed on the reflector. A circuit pattern, the light emitting diode element, the reflector, the visible light converting layer, and the lens are disposed on the substrate, and the reflector and the lens are respectively adhered using a same type of adhesive agent. The heat radiation property can thus be improved, the peeling and warping of the reflector, etc., is suppressed, and accordingly, the optical characteristics of the device can be maintained. | 10-02-2008 |
Eizaburo Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20110303655 | WELDING EQUIPMENT FOR METALLIC MATERIALS AND METHOD FOR WELDING METALLIC MATERIALS - A welding equipment for metallic materials capable of performing heat treatment such as tempering based on partial heating in spot welding is provided. The welding equipment | 12-15-2011 |
20150306696 | WELDING EQUIPMENT FOR METALLIC MATERIALS AND METHOD FOR WELDING METALLIC MATERIALS - A welding equipment for metallic materials capable of performing heat treatment such as tempering based on partial heating in spot welding is provided. The welding equipment sandwiches metallic materials with a pair of electrodes, and heats different regions of the metallic materials by energization, with the pair of electrodes maintained at the same position with respect to the metallic materials. The welding equipment includes a first heating means connected to the pair of electrodes for heating and welding the internal region of the circle defined by projecting the cross-sectional area of the axis of the electrodes on the metallic materials by applying power having a low first frequency, a second heating means for heating a ring-shaped region along the circle by applying power having a second frequency that is higher than the first frequency, and an energization control unit for independently controlling the first and the second heating means. | 10-29-2015 |
Eizaburou Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090236015 | ULTRAHIGH STRENGTH STEEL SHEET AND STRENGTH PART FOR AUTOMOBILE UTILIZING THE SAME - There is provided an ultrahigh strength steel sheet containing 0.10 to 0.40 mass % of C, 0.01 to 3.5 mass % of Cr, at least one selected from the group consisting of 0.10 to 2.0 mass % of Mo, 0.20 to 1.5 mass % of W, 0.002 to 1.0 mass % of V, 0.002 to 1.0 mass % of Ti and 0.005 to 1.0 mass % of Nb, 0.02 mass % or less of P and 0.01 mass % or less of S as impurities and the balance being Fe and unavoidable impurities based on the total mass of the steel sheet and having a base structure of lower bainite, a prior austenite grain size of 30 μm or smaller and a tensile strength of 980 MPa or higher. There is also provided an automotive strength part using the ultrahigh strength steel sheet. | 09-24-2009 |
20120118440 | HIGH-STRENGTH AND HIGH-DUCTILITY DIE-QUENCHED PARTS AND METHOD OF MANUFACTURING THE SAME - A high-strength die-quenched part | 05-17-2012 |
20120129006 | WELDING STRUCTURAL PART AND WELDING METHOD OF THE SAME - A welding structural part | 05-24-2012 |
Futoshi Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090015777 | FLAT DISPLAY MODULE - In a display module, a flexible wiring substrate is connected to a terminal portion of a flat display panel, and a reinforcing member is attached to at least one surface of the display panel. The reinforcing member is made wider than the flexible substrate and is arranged so as to cover those regions extending from an overlapping region of two substrates of the display panel to a region extending and reaching the flexible substrate located outside of the terminal portion. | 01-15-2009 |
20150355498 | APPARATUS AND MANUFACTURING METHOD THE SAME - There are provided an apparatus and a method of manufacturing the apparatus. The apparatus includes: a plate-shaped base; a cover plate; and a curable resin adhering the plate-shaped base and the cover plate together. At least one of the plate-shaped base and the cover plate includes a light-shielding member covering a peripheral part of the at least one of the plate-shaped base and the cover plate. In an area which is shielded by the light-shielding member, a part of the curable resin at a side of an inner edge of the light shielding member is lower in one of an elastic modulus, a curing degree, and an adhesion strength than another part of the curable resin at a side of an outer edge of the light shielding member. | 12-10-2015 |
Hitoshi Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20080304166 | Image pickup lens and image pickup device - In an image pickup lens | 12-11-2008 |
20110080636 | Image taking optical system and image taking apparatus - Disclosed herein is an image taking optical system including at least one lens provided on an optical path; a first infrared-ray absorption filter made from a resin material with a film shape and provided on the optical path; a multi-layer film provided with an infrared-ray absorption function and provided on the optical path; and a second infrared-ray absorption filter made from a resin material with a film shape and provided on the optical path, wherein the first infrared-ray absorption filter, the multi-layer film and the second infrared-ray absorption filter are provided at locations arranged along the optical path in a direction from a photographing-object side to an image side, and the multi-layer film has a spectroscopic-characteristic adjustment function and a light reflection characteristic. | 04-07-2011 |
20150277001 | OPTICAL ELEMENT AND IMAGING APPARATUS - An optical element in which light with a large principal ray input angle is gradually input from a center to a peripheral portion, a thickness gradually increases from the center to the peripheral portion, and 110-01-2015 | |
Jotaro Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090208985 | Method Of Evaluating Degree Of Skin Sensitivity Using Squamous Cell Carcinoma Antigen As An Indicator Thereof - The present invention provides a method for evaluating the degree of skin sensitivity by using the expression of squamous cell carcinoma antigen (SCCA) in skin corneocytes as an indicator thereof. | 08-20-2009 |
20090233319 | Method for Evaluating Skin Condition Using Squamous Cell Carcinoma Antigen as Marker - The invention provides a method for evaluating skin condition using squamous cell carcinoma antigen (SCCA) expression in skin stratum corneum cells as a marker. | 09-17-2009 |
20140186277 | Methods and Compositions for Reducing Skin Damage - The RhoE GTPase pathway has been identified as a target for screening and treatment methods for the prevention and/or reduction of short- and long-term UVB-induced skin damage, e.g., the prevention and/or reduction of UVB-induced wrinkles. The invention thus features screening and treatment methods for prevention or reduction of UVB-induced skin damage, and related compositions, e.g., cosmetic compositions. | 07-03-2014 |
Keiri Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100005271 | MEMORY CONTROLLER - A memory controller, on receiving a write request to write write-data into an address of a second memory region issued by a processor, determines whether read-data requested to be read from an address of a first memory region by the processor is matched with the write-data requested to be written into the address of the second memory region, and if the read-data is matched with the write-data, prevents the write-data from being written into the address of the second memory region. | 01-07-2010 |
20100030978 | MEMORY CONTROLLER, MEMORY CONTROL METHOD, AND IMAGE PROCESSING DEVICE - A memory controller controls a memory access to each memory region out of one or more memory regions in SIMD unit. The memory controller includes: a pointer-calculation hardware unit that increments by unit SIMD a value of an access control pointer corresponding to each of the memory regions at different timings corresponding to an access mode set beforehand in each memory region; and a memory-access-control hardware unit that calculates an access destination address in each of the memory regions based on a value of an access control pointer in the memory region, and causes a memory access in SIMD unit to be performed to the calculated access destination address. | 02-04-2010 |
20100103282 | IMAGE PROCESSING APPARATUS AND IMAGE PROCESSING SYSTEM - An image processing apparatus has: a data memory configured to store image data; an RP register configured to hold a two-dimensional address indicating a position of an RP in a frame of image data; and an RP control section configured to control the two-dimensional address held by the RP register on the basis of the width and height of the frame. Furthermore, the image processing apparatus has an address calculation unit configured to, when reading target pixel data is read from the data memory on the basis of an instruction code provided with a field for specifying a two-dimensional relative position from the RP by a combination of two immediate values, calculate an address at which the reading target pixel data is stored, on the basis of the two-dimensional address, the combination of immediate values and the width of the frame. | 04-29-2010 |
20100110213 | IMAGE PROCESSING PROCESSOR, IMAGE PROCESSING METHOD, AND IMAGING APPARATUS - An input unit that sequentially writes a digital image signal to be input in a first buffer while counting number of pixels of the digital image signal, and that writes the written digital image signal in a second buffer; and a command fetching/issuing unit that calculates a position of a pixel based on process delay information that is added to an image processing command and that indicates a delay amount required until image processing by the command is started since the input of the digital image signal, and a counter value indicating the number of pixels, and that issues the image processing command when the position of the pixel is in a valid area are included. Image processing is performed on pixels written in the second buffer based on the issued image processing command. | 05-06-2010 |
20100110289 | IMAGE PROCESSOR AND COMMAND PROCESSING METHOD - An image processor includes a video input unit that counts the number of input pixel data and a command fetch/issue unit calculates, when a command including information concerning a relative position register in which a delay amount from input of pixel data until execution of a command is stored is fetched, a pixel position of processing target pixel data based on the delay amount and a count result and determines, based on the calculated pixel position, whether signal processing should be performed or specifies an operand used in arithmetic operation. | 05-06-2010 |
20100211758 | MICROPROCESSOR AND MEMORY-ACCESS CONTROL METHOD - A microprocessor that can perform sequential processing in data array unit includes: a load store unit that loads, when a fetched instruction is a load instruction for data, a data sequence including designated data from a data memory in memory width unit and specifies, based on an analysis result of the instruction, data scheduled to be designated in a load instruction in future; and a data temporary storage unit that stores use-scheduled data as the data specified by the load store unit. | 08-19-2010 |
20100229162 | COMPILING APPARATUS, COMPILING METHOD, AND PROGRAM PRODUCT - A compiling apparatus includes an instruction-sequence-hierarchy-graph generating unit that generates an instruction sequence hierarchy graph by arraying unit graphs, to each of which a data path realized by a plurality of microinstructions included in one instruction sequence is to be allocated and in each of which function units included in a target processor are a node and a data line between the function units is an edge, to correspond to an execution order of a plurality of instruction sequences and by connecting arrayed unit graphs with an edge corresponding to a hardware path capable of establishing a data path across the instruction sequences; a data path allocating unit that allocates a data path to each of the unit graphs constituting the instruction sequence hierarchy graph; and an object program output unit that generates an instruction sequence group based on the data path allocated to the instruction sequence hierarchy graph. | 09-09-2010 |
20110138371 | COMPILING DEVICE AND COMPILING METHOD - According to an embodiment, a compiling device compiling a source program written so as to use a frame memory includes a processing delay amount calculator configured to calculate respective processing delay amounts between a plurality of process tasks in the source program on the basis of processing states of pieces of data processed by the process tasks. The compiling device also includes a line memory amount calculator configured to calculate respective line memory sizes required for each of the process tasks on the basis of an access range of a frame memory from which the process task reads data and an instruction code converter configured to convert the plurality of process tasks to instruction codes executable in a pipeline on the basis of the processing delay amounts and the line memory sizes. | 06-09-2011 |
20140147040 | IMAGE ENCODING DEVICE, IMAGE DECODING DEVICE, IMAGE ENCODING METHOD, AND IMAGE DECODING METHOD - According to an embodiment, an image encoding device includes a deciding unit, an assigning unit, and an encoding unit. The deciding unit is configured to determine representative colors for expressing each of pixel blocks into which image data are divided. The assigning unit is configured to assign an index for identifying the representative color to each pixel in the pixel block. The encoding unit is configured to encode indices and the representative colors, the indices and the representative colors in each pixel box being arranged alternately so that two representative colors are discontinuously encoded. | 05-29-2014 |
Kenichi Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100262724 | SEMICONDUCTOR STORAGE DEVICE, ELECTRONIC APPARATUS, AND MODE SETTING METHOD - Disclosed herein is a semiconductor storage device operable in a plurality of operation modes each having a separate maximum current consumption. The device includes: a data communication section configured to be capable of performing data communication in a plurality of communication modes; an attribute information storage section configured to store attribute information indicating the operation and communication modes; and a mode setting section configured to set the device to one of the operation modes and one of the communication modes. The data communication section transmits, to an electronic apparatus to which the device is attached, the information and receives from the apparatus a mode setting command for directing that the device be set to a combination of an operation mode and a communication mode selected from among the information. In accordance therewith, the mode setting section sets the device to the selected combination of modes. | 10-14-2010 |
Kiyoshi Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090090607 | PUSH-BUTTON SWITCH AND ELECTRONIC APPARATUS HAVING THE SAME - To prevent the local heating of an electronic apparatus chassis, there is provided a push button switch ( | 04-09-2009 |
20100020497 | SUBSTRATE STRUCTURE - It is intended to provide a substrate structure ensuring a shielding property and a heat discharge property of a resin part that collectively covers a plurality of electronic components and capable of downsizing, thinning, and a reduction in number of components. The substrate structure | 01-28-2010 |
20100033940 | INTER-BOARD COUPLING CONNECTOR AND CIRCUIT BOARD DEVICE USING INTER-BOARD COUPLING CONNECTOR - An object of the invention is to provide the effects of suppressing noise radiated from a plurality of coupling terminals for coupling between boards to the peripheral space outside of an inter-board coupling connector. | 02-11-2010 |
20110267239 | PORTABLE RADIO DEVICE - A portable radio device includes: a housing made of non-conductor having a first permittivity; a circuit board disposed in the housing; a radio circuit disposed on the circuit board; an antenna element connected to the radio circuit; and a dielectric body. The dielectric body is disposed substantially in a center of the housing in a lateral direction thereof and has a second permittivity higher than the first permittivity. | 11-03-2011 |
Kohjiroh Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100206130 | WELDING SOLID WIRE - It is an object of the present invention to provide a similar composition metal type welding solid wire capable of forming a welded joint having excellent cryogenic characteristics, such as ensuring a low-temperature toughness equivalent to that of the cryogenic base metal, and in addition, further having a high crack initiation resistance, and a weld metal thereof. The welding solid wire of the present invention is an iron base welding solid wire including carbon: 0.10 mass % or less (not inclusive of 0%), silicon: 0.15 mass % or less (not inclusive of 0%), nickel: 8.0 to 15.0 mass %, manganese: 0.10 to 0.80 mass %, and Al: 0.1 mass % or less (not inclusive of 0%), and oxygen in an amount of 150 ppm or less (inclusive of 0), characterized by including: a REM: 0.005 to 0.040 mass %, or chromium: 4.0 mass % or less (not inclusive of 0%). | 08-19-2010 |
Masahiro Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100272538 | FASTENING BODY STRUCTURE - A fastening body structure having a screw member which uses a module screw having a countersunk head and also uses, together with the module screw, a washer made of a shape memory alloy. With this structure, the washer does not expand even if subjected to large fastening force in fastening of a part to be fastened and in which the washer can be easily removed when the screw fastening is released. The fastening body structure fastens and fixes a desired part to the installation section by using the screw member having the module screw and the washer made of a shape memory alloy. The module screw has a male screw used as a pair with a female screw thread section formed in the installation section, and also has the countersunk head. The washer made of a shape memory alloy has an inner diameter corresponding to the module screw. An irregular surface section is formed on a slope surface at the lower part of the head of the module screw or on that surface of the washer makes contact with the screw. | 10-28-2010 |
Nobuto Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100327349 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - In a semiconductor device having an LDMOSFET, a source electrode is at the back surface thereof. Therefore, to reduce electric resistance between a source contact region in the top surface and the source electrode at the back surface, a poly-silicon buried plug is provided which extends from the upper surface into a P | 12-30-2010 |
20120302061 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - In a semiconductor device having an LDMOSFET, a source electrode is at the back surface thereof. Therefore, to reduce electric resistance between a source contact region in the top surface and the source electrode at the back surface, a poly-silicon buried plug is provided which extends from the upper surface into a P | 11-29-2012 |
Nozomu Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090270647 | METHOD FOR PRODUCING ALPHA - AMINO ACID INCLUDING PHOSPHORUS AND PRODUCTION INTERMEDIATES THEREOF - A method for efficiently producing L-2-amino-4-(hydroxymethylphosphinyl)-butanoic acid, useful as a herbicide, by a catalytic asymmetric synthesis reaction with a high asymmetric yield. The method includes a step in which a compound represented by the below formula (1) and a benzylamine are reacted in the presence of dehydrating agent, then the resulting mass is reacted with hydrogen cyanide in the presence of an asymmetric catalyst, followed by acid hydrolysis, further followed by elimination of a protective group. [chemical formula 1] (1) (where, R | 10-29-2009 |
20100063313 | METHOD FOR PRODUCING PHOSPHORUS-CONTAINING ALPHA-KETO ACID - A method for efficiently producing 4-(hydroxymethylphosphinyl)-2-oxobutanoic acid, useful as a production intermediate of herbicide L-AMPB. The method comprises using a compound represented by the below formula (4): (4) where R | 03-11-2010 |
20110009662 | PROCESS FOR PRODUCING PHOSPHORUS-CONTAINING DEHYDROAMINO ACID - A process for efficiently producing through a small number of steps an N-substituted 2-amino-4-(substituted-oxymethylphosphinyl)-2-butenoic ester which is an intermediate for herbicide L-AMPB. The process comprises reacting a compound represented by the following formula (1): (where R | 01-13-2011 |
20140309453 | METHOD FOR PRODUCING GLUFOSINATE P FREE ACID - The present invention provides a method for producing crystalline glufosinate P free acid with high purity from glufosinate P hydrochloride salt. In addition, the present invention also provides a method comprises a process of: dissolving glufosinate P hydrochloride salt in a solvent which is a mixed solvent of water and an alcohol(s) selected from the group of methanol, ethanol, propyl alcohol and isopropyl alcohol, and a ratio of water to the alcohol(s) is from 1:3 to 1:100 by volume; crystallizing glufosinate P free acid after neutralizing by addition of a base. | 10-16-2014 |
Ryo Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090019412 | DESIGN METHOD AND DESIGN APPARATUS FOR SEMICONDUCTOR INTEGRATED CIRCUIT - According to the present invention, timing information, connection information and physical information are received, and at the weighting determination step, the degree to which a cell can move is weighted. Then, at the movement range determination step, the movement enabled range of the cell is determined, and whether or not a cell placement area is available is decided. When it is decided that a cell placement area is available, the processing advances either to the cell movement area extension step or to the cell placement area acquisition step. Thereafter, an automatic, optimal placement process is performed for the cell. | 01-15-2009 |
20150361837 | VARIABLE VALVE TIMING DEVICE AND METHOD OF ASSEMBLING SAME - The valve timing varying device according to the present invention includes a housing rotor ( | 12-17-2015 |
Sanae Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20080300806 | Power consumption calculating method - A power consumption calculating method comprises: generating operation information; obtaining functional block power consumption; and obtaining entire power consumption of an integrated circuit. The operation information indicates operation of a functional block. The operation information is generated based on a low-level circuit model by configuring the low-level circuit model from a behavioral-level circuit model describing the integrated circuit at a behavioral level. The behavioral-level circuit model has at least one functional block including the functional block. The low-level circuit model describes the integrated circuit at lower degree of abstraction than the behavioral level. The functional block power consumption is obtained as power consumption of the functional block based on the operation information and element power consumption as power consumption of element group constituting the functional block. The entire power consumption is obtained based on the functional block power consumption and number of times the functional block is executed in operation of the integrated circuit. | 12-04-2008 |
Shingo Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20080225345 | Image processing apparatus and computer readable medium - An image forming apparatus includes: a first holding unit that holds a pixel value data sequence in which each of the data sequences is formed by a pixel value and a range of the pixel value or by the pixel value, the range of the pixel value, reference to a pixel, and a range of the reference; a second holding unit that holds a transparency data sequence in which each of the one-dimensional data sequences is formed by a coefficient representing transparency of a pixel in the image element and a range of the coefficient or by the coefficient, the range of the coefficient, reference to coefficient, and a range of the reference; and an image generation unit that forms an image from the pixel value data sequence, and that generates information about transparency of the image from the transparency data sequence. | 09-18-2008 |
Taisuke Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20110017861 | CORE ASSEMBLY FOR WINDING SHEET AND WINDING METHOD - A core assembly for a continuous sheet includes a core of a cylindrical form. A side channel is formed in the core to extend fully in an axial direction thereof. A shaft hub is disposed through the core movably in the axial direction. A changing unit or adjuster displaces the core in response to moving of the shaft hub between first and second positions, and enlarges an outer diameter of the core when the shaft hub is in the second position than when the shaft hub is in the first position. Preferably, the changing unit includes a cam roller, disposed on the shaft hub, for projecting in a radial direction. A cam ramp surface is formed with an inner surface of the core, has a height increasing toward the second position, is pressed by the cam roller. | 01-27-2011 |
Takahiro Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20160088339 | REPRODUCING DEVICE AND METHOD OF REPRODUCING DATA - A reproducing device is configured to output video data and audio data in a synchronous mode to output the video data and the audio data synchronously with each other, and output at least the video data in the asynchronous mode to output the video data and the audio data asynchronously with each other. The reproducing device reduces unnatural feeling of a user due to a delay of the outputting of the video data and the audio data. | 03-24-2016 |
Tatsuo Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090279916 | TONER CONTAINER AND TONER REPLENISHING METHOD - A toner container for replenishing toner to an image forming apparatus including: a container main body which comprises a toner storage section and a toner outlet; a cap that covers the toner outlet; and a seal member that is interposed between the container main body and the cap to prevent toner leakage, wherein the container main body has a step portion formed between the toner storage section and the toner outlet, and the seal member is fixed on the step portion to be interposed between the step portion and the cap. | 11-12-2009 |
20090279921 | TONER CONTAINER, PRODUCTION METHOD FOR TONER PRODUCT AND TONER REPLENISHING METHOD - A toner container for replenishing toner to an image forming apparatus, including: a container main body having a toner outlet and a toner conveyance device which conveys the toner toward the toner outlet through rotation; a cap which covers the toner outlet and has a toner ejecting section; a toner ejecting member which conveys the toner from the container main body to the cap; and a holding ring which is fixed with the toner ejecting member, wherein the container main body has a first engagement member which engages with an engagement section of the holding ring such that the container main body, rotates together with the holding ring and the toner ejecting member, and wherein the cap has a second engagement member which engages with the holding ring such that the holding ring and the toner ejecting member are rotatable. | 11-12-2009 |
Yasumasa Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090255068 | Corner Joint Structure for Bridge Pier and Method of Producing the Same - An end face ( | 10-15-2009 |
20090258245 | STIFFENED PLATE AND A METHOD OF PRODUCING SAME - A stiffened plate obtained by welding one or a plurality of stiffening materials ( | 10-15-2009 |
Yoshito Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20120208811 | Aminopyrazole Derivative - A compound represented by formula (I) or a pharmacologically acceptable salt thereof, which can inhibit a fibroblast growth factor receptor (FGFR) family kinase in cancer tissues. (In the formula, A represents a 5- to 10-membered heteroaryl group, or a C | 08-16-2012 |
20140315856 | AMINOPYRAZOLE DERIVATIVE - A method for treating cancer that includes administering a pharmaceutically effective amount of a composition containing a compound represented by formula (I) or a pharmacologically acceptable salt thereof. In the formula, A represents a 5- to 10-membered heteroaryl group, or a C | 10-23-2014 |
20150152047 | BENZAMIDE DERIVATIVE - The present invention relates to benzamide derivatives represented by formula (I) or pharmaceutically acceptable salts thereof. | 06-04-2015 |
20150307945 | FGFR3 FUSION GENE AND PHARMACEUTICAL DRUG TARGETING SAME - The FGFR-encoding gene was studied extensively with regard to its expression, hyperamplification, mutation, translocation, or such in various cancer cells. As a result, novel fusion polypeptides in which the FGFR3 polypeptide is fused with a different polypeptide were identified and isolated from several types of bladder cancer-derived cells and lung cancer cells. The use of a fusion polypeptide of the present invention as a biomarker in FGFR inhibitor-based cancer therapy enables one to avoid side effects in cancer therapy and control the therapeutic condition to produce the best therapeutic effect, thereby enabling individualized medicine. | 10-29-2015 |
Yu Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20110055818 | SOURCE CODE ANALYZING SYSTEM AND SOURCE CODE ANALYZING METHOD - Every time an assignment statement is executed during performing a simulation according to a second variable memory system, it is determined whether a value interpreted to have the same meaning is assigned to the assignment statement in the simulation according to a first variable memory system and in the simulation according to the second variable memory system. When the value interpreted to have the same meaning is not assigned, the value assigned according to the second variable memory system is overwritten by an expected value, and a report indicating that the assignment statement is a part dependent on a variable memory system is output. | 03-03-2011 |
20130019230 | Program Generating Apparatus, Method of Generating Program, and MediumAANM Nakanishi; YuAACI KanagawaAACO JPAAGP Nakanishi; Yu Kanagawa JPAANM Kizu; ToshikiAACI KanagawaAACO JPAAGP Kizu; Toshiki Kanagawa JPAANM Sasaki; ShunsukeAACI TokyoAACO JPAAGP Sasaki; Shunsuke Tokyo JPAANM Tokuyoshi; TakahiroAACI KanagawaAACO JPAAGP Tokuyoshi; Takahiro Kanagawa JP - According to an embodiment, a program generating apparatus includes a cross-compiling unit, a processing time calculating unit, a source code converting unit, and a self-compiling unit. The cross-compiling unit generates sin instruction string for each basic block based on a source code and specifies instructions performing a memory access. The processing time calculating unit calculates a processing time of the instruction string for each basic block. The source code converting unit inserts a first code, which adds the processing time of the basic block to an accumulated processing time variable of an executed thread of the basic block, and a second code, which calculates the processing time for the specified memory access and adds the calculated processing time to the accumulated processing time variable, into the source code. The self-compiling unit generates a performance estimating program outputting the accumulated processing time variable of the thread executed. | 01-17-2013 |
20140181375 | MEMORY CONTROLLER - According to one embodiment, a memory controller includes a first interface, a second interface, a cache unit, a translation unit, an access unit and a lock unit. The first interface receives a lock request and an access request which includes a logical address. The second interface is connectable to a non-volatile memory. The cache unit comprises a plurality of cache line and caches correspondence information between the logical address and a physical address of the non-volatile memory. The translation unit translates the logical address included in the access request into the physical address with reference to the cache unit. The access unit performs access in accordance with the access request to a position indicated by the translated physical address. The lock unit sets the cache line lock state in accordance with the lock request. The lock state is the state where the cache line being prohibited to be refilled. | 06-26-2014 |
20140241096 | STORAGE DEVICE - A storage device according to an embodiment includes first and second non-volatile semiconductor memories. In addition, the storage device includes first controller that controls the first non-volatile memory to cause the first non-volatile memory to perform processes. In addition, the storage device includes second controller that controls the second non-volatile memory to cause the second non-volatile memory to perform processes. The storage device further includes a signal line which is connected to the first controller and the second controller and through which a token is transmitted between the first controller and the second controller. The first controller is capable of controlling the first non-volatile memory while holding the token and the second controller is capable of controlling the second non-volatile memory while holding the token. | 08-28-2014 |
20140281157 | MEMORY SYSTEM, MEMORY CONTROLLER AND METHOD - According to one embodiment, a memory system includes a plurality of non-volatile memory chips and a memory controller. The memory controller controls a read operation of the memory chips, and manages correspondence relation information between a logical address included in a read command and a physical address of the memory chip. The memory controller causes at least two memory chips to store the same correspondence relation information. Further, in the read operation, the memory controller reads the correspondence relation information from at least one memory chip among the plurality of memory chips storing the same correspondence relation information. | 09-18-2014 |
20140289453 | MEMORY SYSTEM AND CONSTRUCTING METHOD OF VIRTUAL BLOCK - According to one embodiment, a virtual block is constructed according to configuration conditions that, when a plurality of physical blocks included in the virtual block are selected, the sum of the number of physical block pairs and the number of single blocks allocated from the same memory chip to one virtual block is less than or equal to a first value. | 09-25-2014 |
Yuichi Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100245322 | DISPLAY DRIVING DEVICE - The amount of communication with an external MCU can be reduced to reduce power consumption, and reduced power consumption and reduced cost can also be anticipated in the external MCU. An MCU first transmits old image data and new image data from image memory to a register by serial communication without modifying the data and with substantially no computational processing thereof. Combinations of waveform data necessary for displaying a color is then stored in a waveform latch circuit from a waveform data shift register and a combination of waveform data is selectively outputted by each of a group of 4-to-1 selectors. Data transmission from the external MCU from the waveform data shift register to the waveform latch circuit is thereby restricted to the initial stage. | 09-30-2010 |
Yuko Nakanishi, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100010241 | Cosmetics - The present invention provides a cosmetic having equal to or a higher antioxidant activity and moisture retaining property than the above-described conventional vitamin E derivatives. The cosmetic also has an excellent emulsifying ability and solubilizing ability and remarkably reduces a sticky feeling on the skin (in particular, the sticky feeling during drying after the application on the skin). That is, the cosmetic of the present invention containing a vitamin E derivative represented by the following formula (I) or a salt thereof. | 01-14-2010 |