Chih-Hsin
Chih-Hsin Chen, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090201165 | ANGLE-ADJUSTABLE METHOD AND AUTOMATIC ANGLE-ADJUSTABLE DISPLAY DEVICE - An automatic angle-adjustable display device and an angle-adjustable method are provided. The automatic angle-adjustable display device includes a screen, three wireless transmitting and receiving sensors, an angle adjustment mechanism and a control unit. The wireless transmitting and receiving sensors are respectively disposed at first, second and third positions of the screen. In response to a control signal issued from the control unit, the angle adjustment mechanism is driven to adjust the viewing angle of the screen with respect to the viewer. The angle-adjustable method includes steps of triggering the wireless transmitting and receiving sensors to emit these wireless signals, measuring first, second and third distances between the first, second and third positions of the screen and the viewer according to the reflected wireless signals, and adjusting the viewing angle of the screen with respect to the viewer according to these distance differences. | 08-13-2009 |
Chih-Hsin Chen, Changhua County TW
Patent application number | Description | Published |
---|---|---|
20140183612 | NONVOLATILE MEMORY STRUCTURE AND FABRICATION METHOD THEREOF - A nonvolatile memory structure includes a semiconductor substrate having thereon a first oxide define (OD) region, a second OD region and a third OD region arranged in a row. The first, second, and third OD regions are separated from one another by an isolation region. The isolation region includes a first intervening isolation region between the first OD region and the second OD region, and a second intervening isolation region between the second OD region and the third OD region. A select gate transistor is formed on the first OD region. A floating gate transistor is formed on the second OD region. The floating gate transistor is serially coupled to the select gate transistor. The floating gate transistor includes a floating gate that is completely overlapped with the underlying second OD region and is partially overlapped with the first and second intervening isolation regions. | 07-03-2014 |
20140242763 | METHOD FOR FABRICATING NONVOLATILE MEMORY STRUCTURE - A nonvolatile memory structure includes a semiconductor substrate having thereon a first oxide define (OD) region, a second OD region and a third OD region arranged in a row. The first, second, and third OD regions are separated from one another by an isolation region. The isolation region includes a first intervening isolation region between the first OD region and the second OD region, and a second intervening isolation region between the second OD region and the third OD region. A select gate transistor is formed on the first OD region. A floating gate transistor is formed on the second OD region. The floating gate transistor is serially coupled to the select gate transistor. The floating gate transistor includes a floating gate that is completely overlapped with the underlying second OD region and is partially overlapped with the first and second intervening isolation regions. | 08-28-2014 |
20140361358 | NONVOLATILE MEMORY STRUCTURE - A nonvolatile memory structure includes a substrate having thereon a first, a second, and a third OD regions arranged in a row. The first, second, and third OD regions are separated from one another by an isolation region. The isolation region includes a first intervening isolation region between the first OD region and the second OD region, and a second intervening isolation region between the second the third OD region. A first select transistor is formed on the first OD region. A floating gate transistor is formed on the second OD region. The floating gate transistor is serially coupled to the first select transistor. The floating gate transistor includes a floating gate completely overlapped with the second OD region and is partially overlapped with the first and second intervening isolation regions. A second select transistor is on the third OD region and serially coupled to the floating gate transistor. | 12-11-2014 |
20160104537 | MEMORY ARRAY WITH MEMORY CELLS ARRANGED IN PAGES - A memory array includes a first memory page and a second memory page. The first memory page includes a first word line, a first select gate line, a first control line, a first erase line, and a plurality of first memory cells each coupled to the first word line, the first select gate line, the first control line, and the first erase line, and for receiving a bit line signal and a source line signal. The second memory page includes a second control line, a second erase line, and a plurality of second memory cells each coupled to the first word line, the first select gate line, the second control line, and the second erase line, and for receiving a bit line signal and a source line signal. | 04-14-2016 |
Chih-Hsin Chen, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20140211485 | BAY LAMP WITH COOLING PLATE - Disclosed is a bay lamp with a cooling plate. The bay lamp includes a metal lampholder and at least one cooling plate. Each cooling plate includes a vertical plate extended from the metal lampholder, a transverse plate bent and extended from the vertical plate, and a spacing formed between the transverse plate and the metal lampholder. The cooling plate is integrally formed with the metal lampholder and extended from the metal lampholder to substitute a conventional fin, so as to reduce the cost and weight of the bay lamp. | 07-31-2014 |
20140240983 | LED STREET LAMP - An LED street structures includes a pair of frames, a plurality of LED modules, an electrical box, a side cover and a back cover. Each frame has a cover plate, a supporting plate and a blocking plate. The LED modules are arranged between the frames. Two sides of the LED modules are fixed on the supporting plate. The electrical box disposed by a lateral side of the LED modules covers one side of the frames. The side cover covers another side of the frames. The back cover positioned between the frames covers the LED modules. | 08-28-2014 |
Chih-Hsin Chen, Sanchang City TW
Patent application number | Description | Published |
---|---|---|
20090134783 | Materials for organic light-emitting diodes - The present invention provides for emissive materials comprising compounds of specific chemical structure, and electroluminescent devices comprising such emissive materials. | 05-28-2009 |
Chih-Hsin Chen, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20140014434 | SPEAKER DEVICE WITH VIBRATION ABSORBING FUNCTION AND AUDIO DISPLAY DEVICE THEREWITH - A speaker device with vibration absorbing function includes a main body and at least one damping mechanism. The main body is installed inside a first casing and a second casing for generating sound. The at least one damping mechanism is connected to the main body and includes a sheathing member, a sleeve member and a resilient member. The sheathing member is disposed on the first casing and located in a position near the main body. The sleeve member is connected to the main body and sheathes the sheathing member in a slidable manner for transmitting vibration generated by the main body as generating sound. Two ends of the resilient member are respectively installed inside the sheathing member and inside the sleeve member for resiliently abutting against the sleeve member, so as to absorb the vibration transmitted from the sleeve member as the main body generates sound. | 01-16-2014 |
Chih-Hsin Chiu, Ji-An Township TW
Patent application number | Description | Published |
---|---|---|
20110037654 | Dual-frequency antenna - A dual-frequency antenna includes a substrate, a ground plane, a radiation path, a short-circuit path and a connection path. The ground plane is disposed on the substrate and has a short-circuit point and a ground point. The radiation path is disposed on the substrate, adjacent to the ground plane. A feed point is disposed on one end of the radiation path, corresponding to the ground point; and a first connecting point is formed on the radiation path. A short-circuit path is disposed on the substrate, two ends of the short-circuit path respectively electrically connected with the short-circuit point and the feed point, and a second connecting point is formed on the short-circuit path. The connection path is disposed on the substrate, two ends of the connection path respectively electrically connected with the first connecting point and the second connecting point. | 02-17-2011 |
20110227805 | BROADBAND ANTENNA APPLIED TO MULTIPLE FREQUENCY BAND - A broadband antenna includes a substrate, a ground plane, a radiating path, a shorting path, a first connection path, a second connection path and a coupling path. The ground plane has a shorting point, a first grounding point and a second grounding point. The radiating path has a feeding point and a first connecting point. Two ends of the shorting path are respectively electrically connected with the shorting point and the feeding point, and the shorting path has a second connecting point. Two ends of the first connection path are respectively connected with the first connecting point and the second connecting point. Two ends of the second connection path are respectively connected with the first grounding point and the feeding point. One end of the coupling path is connected to the second grounding point and another end of the coupling path is separated from the shorting path. | 09-22-2011 |
Chih-Hsin Ho, Fongshan TW
Patent application number | Description | Published |
---|---|---|
20090075442 | Metal Stress Memorization Technology - A semiconductor device and method for manufacturing a tensile strained NMOS and a compressive strained PMOS transistor pair, wherein a stressor material is sacrificial is disclosed. The method provides for a substrate, which includes a source/drain for an NMOS transistor, and a PMOS transistor. A first barrier layer is formed on the substrate and a first stressor material is formed on the first barrier layer. The first barrier layer is selectively removed from the PMOS transistor. The substrate is flash annealed and the remaining first stressor material and barrier layer is removed from the substrate. | 03-19-2009 |
Chih-Hsin Hsu, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20130023260 | SYSTEMS AND METHODS FOR MULTIPLE RADIO ACCESS BEARIER TRAFFIC THROTTLING - Various embodiments for data throttling are disclosed. One embodiment is a method performed by a mobile device for managing a voice call. The method comprises determining a voice call status. Based on the voice call status, a determination is made on whether at least one application executing on the mobile device is concurrently accessing data via the mobile device during an active call. In response to the occurrence of an active call and concurrent data access by the mobile device, the data access mode used by the mobile device for accessing the data is determined. Based on the determined data mode, data access by the at least one application is suppressed. | 01-24-2013 |
Chih-Hsin Hung, Dashu Township TW
Patent application number | Description | Published |
---|---|---|
20110306152 | System and Method for Determining Concentration of a Predetermined Osteoarthritis Biomarker in a Urine Sample - A system for determining concentration of a predetermined osteoarthritis biomarker in a urine sample includes first cell and first limiting elements, a quartz crystal microbalance (QCM) sensor device having a sample contacting side, and a monitoring device. | 12-15-2011 |
Chih-Hsin Ko, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20160049299 | Growing III-V Compound Semiconductors from Trenches Filled with Intermediate Layers - A method of forming an integrated circuit structure includes forming an insulation layer over at least a portion of a substrate; forming a plurality of semiconductor pillars over a top surface of the insulation layer. The plurality of semiconductor pillars is horizontally spaced apart by portions of the insulation layer. The plurality of semiconductor pillars is allocated in a periodic pattern. The method further includes epitaxially growing a III-V compound semiconductor film from top surfaces and sidewalls of the semiconductor pillars. | 02-18-2016 |
20160064271 | Inverted Trapezoidal Recess for Epitaxial Growth - A semiconductor device having an epitaxial layer a method of manufacture thereof is provided. The semiconductor device has a substrate with a trench formed therein and a recess formed below the trench. The recess has sidewalls with a (111) crystal orientation. The depth of the trench is such that the depth is greater than or equal to one-half a length of sidewalls of the recess. An epitaxial layer is formed in the recess and the trench. The depth of the trench is sufficient to cause dislocations formed between the interface of the semiconductor substrate and the epitaxial layer to terminate along sidewalls of the trench. | 03-03-2016 |
20160086862 | CMOS Devices with Reduced Leakage and Methods of Forming the Same - A device includes a first semiconductor layer, and a second semiconductor layer over the first semiconductor layer. The first semiconductor layer and the second semiconductor layer comprise different materials. A semiconductor region is overlying and contacting the second semiconductor layer, wherein a bottom surface of the semiconductor region contacts a first top surface of the second semiconductor layer. The semiconductor region and the second semiconductor layer comprise different material. The bottom surface of the semiconductor region has a slanted portion contacting a ( | 03-24-2016 |
Chih-Hsin Ko, Kaohsiung County TW
Patent application number | Description | Published |
---|---|---|
20150076558 | SEMICONDUCTOR STRUCTURE AND THE MANUFACTURING METHOD THEREOF - The present disclosure provides a FinFET. The FinFET includes a silicon-on-insulator (SOI) with an insulator; a plurality of fin structures on the insulator; an isolation on the insulator, and between two adjacent fin structures in the plurality of fin structures; and an oxide layer between each of the plurality of fin structures and the insulator, wherein the insulator comprises silicon germanium oxide. A method for manufacturing the FinFET includes forming a plurality of fin structures on a layer having a larger lattice constant than that of the fin structure by a patterning operation; oxidizing the fin structure and the layer to transform the layer into a first oxide layer; filling insulating material between adjacent fin structures; and etching the insulating material to expose a top surface and at least a portion of a sidewall of the fin structure. | 03-19-2015 |
20160056277 | Structure and Method and FinFET Device - The present disclosure provides an embodiment of a fin-like field-effect transistor (FinFET) device. The device includes The device includes a strain-relaxed buffer (SRB) stack over a substrate, a first fin structure disposed over the SRB stack and a liner layer extending along the portion of the second SRB layer and the first semiconductor material layer of the first fin structure. | 02-25-2016 |
Chih-Hsin Ko, Kaohsiung TW
Patent application number | Description | Published |
---|---|---|
20150129891 | MULTI-LAYER SEMICONDUCTOR DEVICE STRUCTURES WITH DIFFERENT CHANNEL MATERIALS - Systems and methods are provided for fabricating a semiconductor device structure. An example semiconductor device structure includes a first device layer and a second device layer formed on a first device layer. The first device layer is formed on a substrate and includes a first channel structure configured to conduct a first current, the first channel structure including a first material capable of sustaining a first processing temperature. The second device layer includes a second channel structure configured to conduct a second current, the second channel structure including a second material capable of sustaining a second processing temperature, the second processing temperature being equal to or lower than the first processing temperature. | 05-14-2015 |
20150228483 | METHOD OF FORMING MOSFET STRUCTURE - A method of forming a MOSFET structure is provided. In the method, an epitaxial layer is formed. A cap layer is formed above the epitaxial layer. A first trench is formed above the epitaxial layer. A protection layer is deposited within the first trench. The protection layer is a material selected from the group consisting of germanium and silicon-germanium. | 08-13-2015 |
Chih-Hsin Ko, Fongshan TW
Patent application number | Description | Published |
---|---|---|
20090045411 | Forming Embedded Dielectric Layers Adjacent to Sidewalls of Shallow Trench Isolation Regions - A semiconductor structure is provided. The semiconductor structure includes a semiconductor substrate; an insulating region extending from substantially a top surface of the semiconductor substrate into the semiconductor substrate; an embedded dielectric spacer adjacent the insulating region, wherein a bottom of the embedded dielectric spacer adjoins the semiconductor substrate; and a semiconductor material adjoining a top edge and extending on a sidewall of the embedded dielectric spacer. | 02-19-2009 |
20090140351 | MOS Devices Having Elevated Source/Drain Regions - A method for forming a semiconductor device includes providing a semiconductor substrate; forming a gate dielectric over the semiconductor substrate; forming a gate electrode over the gate dielectric; forming a slim spacer on sidewalls of the gate dielectric and the gate electrode; forming a silicon carbon (SiC) region adjacent the slim spacer; forming a deep source/drain region comprising at least a portion of the silicon carbon region; blanket forming a metal layer, wherein a first interface between the metal layer and the deep source/drain is higher than a second interface between the gate dielectric and the semiconductor substrate; and annealing the semiconductor device to form a silicide region. Preferably, a horizontal spacing between an inner edge of the silicide region and a respective edge of the gate electrode is preferably less than about 150 Å. | 06-04-2009 |
Chih-Hsin Lee, Hsin Chuang City TW
Patent application number | Description | Published |
---|---|---|
20110017931 | BALL VALVE - The present invention provides a ball valve, comprising a valve base, a ball element, a valve shaft and a locking element. The valve base has a containing space opening inside for containing the ball element, and having a lining layer on its inner wall. The locking element is threaded onto one side of the valve base, and correspondingly having a lining layer on its inner wall to separate water and metal materials (mainly refers to lead), in order to prevent contamination from metal material to water. | 01-27-2011 |
Chih-Hsin Lin, Hsien Shi Town TW
Patent application number | Description | Published |
---|---|---|
20110053406 | SECURELY LATCHED POWER CONNECTOR ASSEMBLY - A securely latched power connector assembly includes a male connector and a female connector connected with a first leading wire and a second leading wire, respectively. A first conductive terminal of the male connector has a first buckle portion for retaining a core of the first leading wire. A second conductive terminal of the female connector has a second buckle portion for retaining a core of the second leading wire. When the connectors are combined, a hollow plug of the male connector is inserted into a hollow socket of the female connector, and the first coupling structures of the male connector and the second coupling structures of the female connector are firmly coupled, while the second pin of the second conductive terminal being inserted into the hollow plug to contact with the first pin of the first conductive terminal, thereby achieving electrical connection. | 03-03-2011 |
Chih-Hsin Lin, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100094584 | Sensing System and Method for Obtaining Location of Pointer thereof - In a sensing system and a method for obtaining a location of a pointer, the sensing system includes a sensing area, a reflective mirror, a first image sensor and a second image sensor. The reflective mirror is configured for generating a mirror image of the sensing area. The sensing system utilizes the above two image sensors to sense the pointer disposed in the sensing area and a mirror image of the pointer for obtaining two coordinate values. And then the sensing system endues each of the two coordinate values with a weighting factor for calculating the location of the pointer. | 04-15-2010 |
20110304587 | APPARATUS AND METHOD FOR ACQUIRING OBJECT IMAGE OF A POINTER - An apparatus and a method for acquiring object image of a pointer are provided. The apparatus is suitable for an optical touch system and is used for acquiring an object image of a pointer when the pointer interacts with a touch surface of the optical touch system. The apparatus includes an image sensor and a processing circuit. The image sensor is used for acquiring an image of the touch surface. When the pointer approaches the touch surface, the processing circuit compares at least a part of the information of a sensed image with a threshold value, so as to determine a comparison range. Then, the processing circuit determines another threshold value according to the image information in the comparison range. Afterwards, the processing circuit compares the image information in the comparison range with the aforementioned another threshold value, so as to acquire an object image of the pointer. | 12-15-2011 |
20110304588 | OPTICAL TOUCH SYSTEM, APPARATUS AND METHOD FOR CALCULATING THE POSITION OF AN OBJECT - An optical touch system, an apparatus and a method for calculating the position of an object are provided. The apparatus includes an image sensor and a processing circuit. The processing circuit selects at least one dot from a curve segment of a brightness distribution profile obtained from a background image, wherein the curve segment corresponds to an imaging range of an object. And the processing circuit regards the column pixel brightness value corresponding to the dot as a brightness reference value. Afterwards, the processing circuit calculates brightness difference between the brightness reference value and the column pixel brightness values corresponding to the dots of a curve segment of a brightness distribution profile obtained from a sensed image, so as to further calculate a gravity of the imaging range. After that, the processing circuit regards the gravity as a representative position of the object in the sensed image. | 12-15-2011 |
20120127129 | Optical Touch Screen System and Computing Method Thereof - An optical touch screen system includes a sensing device and a processing unit. The sensing device includes first and second sensors, each generating an image. The images include the image information of a plurality of objects. The processing unit generates a plurality of candidate coordinates according to the image information and selects a portion of the candidate coordinates as output coordinates according to an optical feature of the image information. | 05-24-2012 |
20120262423 | IMAGE PROCESSING METHOD FOR OPTICAL TOUCH SYSTEM - An image processing method for an optical touch system includes the steps of obtaining an image and generating a light distribution curve pattern from the image, selecting a target signal of the light distribution curve pattern in accordance with light intensity information of the light distribution curve pattern, determining at least one rising slope and at least one falling slope of the target signal, and selecting the target signal as an object signal when the absolute values of the at least one rising slope and at least one falling slope are greater than a threshold. | 10-18-2012 |
20130229388 | APPARATUS AND METHOD FOR ACQUIRING OBJECT IMAGE OF A POINTER - An apparatus and a method for acquiring object image of a pointer are provided. The apparatus is suitable for an optical touch system and is used for acquiring an object image of a pointer when the pointer interacts with a touch surface of the optical touch system. The apparatus includes an image sensor and a processing circuit. The image sensor is used for acquiring an image of the touch surface. When the pointer approaches the touch surface, the processing circuit compares at least a part of the information of a sensed image with a threshold value, so as to determine a comparison range. Then, the processing circuit determines another threshold value according to the image information in the comparison range. Afterwards, the processing circuit compares the image information in the comparison range with the aforementioned another threshold value, so as to acquire an object image of the pointer. | 09-05-2013 |
20140035879 | OPTICAL TOUCH SYSTEM AND METHOD - The present invention discloses embodiments for an optical touch systems and methods. One embodiment of the present invention is directed to an optical touch system that includes at least two image sensors configured to detect a plurality of objects over a touch surface to generate a plurality of object images; a plurality of first light receiving elements, wherein the first light receiving elements are arranged on a side of the touch surface along a first direction and are configured to detect the objects; and a processing unit configured to calculate a plurality of candidate coordinate data, based on the object images, and select the coordinate data that represents coordinate data of the objects from the candidate coordinate data, based on detection data of the first light receiving elements. | 02-06-2014 |
20160092032 | OPTICAL TOUCH SCREEN SYSTEM AND COMPUTING METHOD THEREOF - An optical touch screen system includes a sensing device and a processing unit. The sensing device includes first and second sensors, each generating an image. The images include the image information of a plurality of objects. The processing unit generates a plurality of candidate coordinates according to the image information and selects a portion of the candidate coordinates as output coordinates according to an optical feature of the image information. | 03-31-2016 |
Chih-Hsin Lin, Xianxi Township TW
Patent application number | Description | Published |
---|---|---|
20110287655 | LATCHED CONNECTOR ASSEMBLY - A latched connector assembly includes a first connecting device and a second connecting device latched to each other. The first connecting device has a first casing and two terminal connectors received in the first casing. The first casing has first and second side walls. The first side walls have first engaging structures protruding outward. The second side walls each have an extending arm that has a second engaging structure. The second connecting device has a second casing and at least two terminal connectors received in the second casing. The second casing has third and fourth side walls. The third side walls have first engaging structures protruding outward. The fourth side walls each have a locking portion protruding outward for receiving the second engaging structures of the first connecting device. The terminal connectors are received, in opposite directions, in the first casing and the second casing, respectively. | 11-24-2011 |
20110309071 | WATER-PROOF JUNCTION BOX AND WATER-PROOF CONNECTOR ASSEMBLY - A water-proof junction box and a water-proof connector assembly therein are provided. The water-proof junction box includes a junction box body, a junction box cover and at least one water-proof connector assembly deposited at a lateral of the junction box body. The water-proof connector assembly includes a tube, a water-blocking sleeve, a pressing element and a fastening element, all of a cannular shape. Therein, the tube and the junction box body are integrated, and the tube has an externally threaded portion. The water-blocking sleeve is for being inserted into the tube and has a flange as well as a sleeve portion. The pressing element is for being mounted around the sleeve portion of the water-blocking sleeve. The fastening element is internally formed with an internally threaded portion for screwingly coupling the externally threaded portion of the tube. | 12-22-2011 |
20120012383 | PHOTOVOLTAIC BATTERY MODULE AND JUNCTION BOX ASSEMBLY THEREIN - Disclosed are a photovoltaic battery module and a junction box assembly. The junction box assembly comprises a junction box and a base plate assembled with the junction box. The junction box comprises an insulated housing, the conductive terminals and the water-resistant members. The bottom of the junction box disposes the first openings. The water-resistant members disposed at the first openings have second openings whose areas are smaller than those of the first opening. The base plate disposes the third openings whose areas are smaller than those of the first opening. The third openings are assembled with the first openings and the second openings. Pairs of wing portions provided with a first preset distance, which is shorter than the width of the junction box, are aligned at both lateral sides of the base plate. The average width of the base plate is not greater than 50 millimeter. | 01-19-2012 |
20120024558 | JUNCTION BOX - A junction box includes a base, a cover snap-fitted into the base and a ventilation valve on the cover. The ventilation valve includes a first hollow cylinder that has a first inner bore having a first thread and a bottom having an open area that includes an annular flange; a second hollow cylinder; and a waterproof air-permeable membrane. The second hollow cylinder has a second thread on an outer surface thereof, a first end, a second end and a second inner bore. The first end has an annular groove. The waterproof air-permeable membrane is disposed between the first end of the second hollow cylinder and the bottom of the first hollow cylinder. A specific distance, smaller than an axial feeding amount of the first thread when being threaded by one turn, is formed between the top of the annular flange and the top of the annular groove. | 02-02-2012 |
Chih-Hsin Lin, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120120024 | TOUCH SYSTEM AND OPTICAL TOUCH SYSTEM WITH POWER-SAVING MECHANISM - A touch system and an optical touch system with a power-saving mechanism are presented. The touch system includes a sensing module and a processing module electrically connected to the sensing module; the optical touch system includes an optical sensing module and a processing module electrically connected to the optical sensing module. The processing module modulates a working frequency and/or a working voltage of the processing module according to a touch point count on a touch region, a preset function of the processing module, and/or an imaging count detected by the optical sensing module, so as to decrease a power consumption of the processing module. An electronic device equipped with such system may not only dynamically adjust the working frequency and/or the working voltage of the processing module, but also can determine a working frequency and/or a working voltage satisfying a report rate through an input of the system. | 05-17-2012 |
20120205166 | SENSING SYSTEM - A sensing system includes a complex reflector and an image sensor, in which the complex reflector is disposed on one side of a flat panel. The complex reflector includes a first section and a second section which are stacked, in which the first section provides a mirror image and a real image, and the second section provides a real image. The image sensor is used to capture an image generated by an object when touching a surface of the flat panel, and in the image captured by the image sensor, the object simultaneously generates a first object image in an image region corresponding to the second section and an image region corresponding to the first section, and generates a second object image in the image region corresponding to the first section. | 08-16-2012 |
Chih-Hsin Lin, Chang Hwa TW
Patent application number | Description | Published |
---|---|---|
20120151721 | CLAMP STRUCTURE - A clamp structure includes a base plate, a pair of first jaws, and a pair of second jaws. The first jaws extend respectively from two sides of the base plate in a face-to-face manner and form a first jaw opening at their ends. The first jaws are also formed with a pair of cutouts that face each other. The second jaws extend respectively from the pair of cutouts towards the base plate and form a second jaw opening at their ends. Each second jaw has a hook-shaped configuration composed of a first arc near the second jaw opening and a second arc away from the base plate, wherein the first arc has a greater curvature than the second arc. A junction box and a solar panel which are bonded together can be inserted into and thus clamped by the clamp structure so as to be secured against lateral shifting. | 06-21-2012 |
Chih-Hsin Lin, Hsin-Chu County TW
Patent application number | Description | Published |
---|---|---|
20130162601 | OPTICAL TOUCH SYSTEM - There is provided an optical touch system including at least one lighting unit, at least one image sensing module and a processing unit. The image sensing module is configured to capture light of a pointer and the lighting unit to generate a two-dimensional image and to convert entire of the two-dimensional image to a one-dimensional feature. The processing unit positions the pointer according to the one-dimensional feature. | 06-27-2013 |
20150153904 | PROCESSING METHOD OF OBJECT IMAGE FOR OPTICAL TOUCH SYSTEM - There is provided a processing method of an object image for an optical touch system includes the steps of: capturing, using a first image sensor, a first image frame containing a first object image; capturing, using a second image sensor, a second image frame containing a second object image; generating a polygon image according to the first image frame and the second image frame; and determining a short axis of the polygon image and at least one object information accordingly. | 06-04-2015 |
20160089086 | HEART RATE DETECTION MODULE, AND DETECTION AND DENOISING METHOD THEREOF - A heart rate detection module including a PPG measuring device, a motion sensor and a processing unit is provided. The PPG measuring device is configured to detect a skin surface in a detection period to output a PPG signal. The motion sensor is configured to output an acceleration signal corresponding to the detection period. The processing unit is configured to respectively convert the PPG signal and the acceleration signal to first frequency domain information and second frequency domain information, determine a denoising parameter according to a maximum spectrum peak value of the second frequency domain information to denoise the first frequency domain information, and calculate a heart rate according to a maximum spectrum peak value of the denoised first frequency domain information. | 03-31-2016 |
Chih-Hsin Lin, Huatan Township TW
Patent application number | Description | Published |
---|---|---|
20160075487 | Cup Lid Structure - The present invention provides a cup lid including a top shield, at least two ring shields, and at least two snap-on components. The ring shields extending from a lower edge of the top shield downward are peripherally spaced from each other. Each snap-on component extends from the lower edge of the top shield downward and is arranged between two adjacent ring shields. Each snap-on component includes a U-shaped border, a tab, and at least one Y-shaped resisting member. The U-shaped border and the top shield define an opening. The tab extends from the U-shaped border outward. The Y-shaped resisting member extends from an interior of the U-shaped border upward and is bendably held in the opening. The cup lid can be fitted on a cup body or separated from the cup body through the Y-shaped resisting members without a further operation step for repeated utilization and environmental effect. | 03-17-2016 |
Chih-Hsin Shih, Taichung TW
Patent application number | Description | Published |
---|---|---|
20120241035 | Microfluidic Device - A microfluidic device has a body, multiple channels, multiple reservoirs and multiple capillary valves. The reservoirs are formed on the body. Each channel is formed on the body and connects to a corresponding reservoir. The channels include a main channel and at least one branch channel. The main channel is formed on the top of the body and extends in a direction from the center to a circumference of the body. Each capillary valve is mounted on a corresponding channel and at a distance substantially close to the center of the body so differences between the burst frequencies of the capillary valves are increased. The microfluidic device has an excellent flow control on sequentially releasing fluid through distinct burst frequencies of microcapillary valves. | 09-27-2012 |
Chih-Hsin Tsao, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20160093204 | SURVEILLANCE METHOD, SURVEILLANCE APPARATUS, AND MARKING MODULE - A surveillance method, a surveillance apparatus, and a marking module are applied to an active burglarproof system. The surveillance method includes the following steps. Determine whether a first wireless signal related to a marking module is received in a first sensing region, to produce a first determination result. Determine whether the first wireless signal is received in a second sensing region, to produce a second determination result. Selectively generate a warning signal according to the first determination result and the second determination result. | 03-31-2016 |
Chih-Hsin Wang, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080203464 | ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY AND ARRAY - A memory device, array and method of arranging where the memory device includes a memory cell region including a plurality of memory cells. Each memory cell includes a source, a drain and a channel between the source and the drain, a channel dielectric, a charge storage region and an electrically alterable conductor-material system in proximity to the charge storage region. Cell lines extend among the memory cells. A connection region is provided for electrically coupling contacts and one or more of the cell lines. A non-memory region has embedded logic. Memory cells are arrayed at a cell pitch, with cell lines extending from cell to cell and arrayed substantially at the cell pitch, and with contacts arrayed substantially at the cell pitch forming a high density memory device. | 08-28-2008 |
20080237696 | ALIGNMENT PROTECTION IN NON-VOLATILE MEMORY AND ARRAY - A memory device, a memory array and a method of arranging memory devices and arrays. The memory device includes a memory region including a plurality of memory cells, each memory cell with a source, a drain and a channel between the source and the drain, a channel dielectric, a charge storage region and an electrically alterable conductor-material system in proximity to the charge storage region. The memory device includes a plurality of conductor lines. The memory includes a non-memory region having embedded logic including a plurality of transistors, each transistor for electrically coupling one of the conductor lines and each transistor including a transistor source, a transistor drain and a transistor gate. | 10-02-2008 |
20100038763 | Semiconductor structure with communication element - In one embodiment, a structure includes a semiconductor chip including a communication element for performing a wireless communication function where the communication element has a communication core occupying a region of the semiconductor chip, a plurality of chip pads with two of the chip pads electrically connected to the communication core; a chip carrier for carrying the semiconductor chip where the chip carrier includes a plurality of carrier pads with two of the carrier pads connected to the two chip pads; and an antenna connected to the carrier pads and electrically connected to the chip pads and to the communication core. | 02-18-2010 |
Chih-Hsin Wang, Taipei TW
Patent application number | Description | Published |
---|---|---|
20110158476 | ROBOT AND METHOD FOR RECOGNIZING HUMAN FACES AND GESTURES THEREOF - A robot and a method for recognizing human faces and gestures are provided, and the method is applicable to a robot. In the method, a plurality of face regions within an image sequence captured by the robot are processed by a first classifier, so as to locate a current position of a specific user from the face regions. Changes of the current position of the specific user are tracked to move the robot accordingly. While the current position of the specific user is tracked, a gesture feature of the specific user is extracted by analyzing the image sequence. An operating instruction corresponding to the gesture feature is recognized by processing the gesture feature through a second classifier, and the robot is controlled to execute a relevant action according to the operating instruction. | 06-30-2011 |
Chih-Hsin Wu, Taipei TW
Patent application number | Description | Published |
---|---|---|
20080220648 | Memory Disk - A memory disk structure includes a storage device, a hollow casing, an elastic member and a base. The storage device has a connector and a main body. The connector is installed in one end of the main body. The hollow casing has an opening and a recess with a protrusion. The elastic member and the base are attached to the main body, and the base has an engagement portion. When the connector passes through the opening of the hollow casing to make connector pushed into the hollow casing, the elastic member is deformed to make the engagement portion wedge in the recess and against the protrusion, and when the body is pushed into the hollow casing and the connector is exposed outside the hollow casing, the elastic member is fastened at the first recess to prevent the storage device from departing from the hollow casing. | 09-11-2008 |
Chih-Hsin Yang, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20110224205 | USE OF CURCUMIN OR ITS ANALOGUES IN CANCER THERAPY UTILIZING EPIDERMAL GROWTH FACTOR RECEPTOR TYROSINE KINASE INHIBITOR - Provided is combined use of an epidermal growth factor receptor tyrosine kinase inhibitor (EGFR-TKI) and curcumin or its analogue in cancer therapy, which reduces side effects resulting from the EGFR-TKI and reduces doses of the EGFR-TKI needed for the therapy, particular in a patient resistant to the treatment with the EGFR-TKI alone. | 09-15-2011 |
Chih-Hsin Yang, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20140133615 | REAL-TIME CLOCK FREQUENCY CORRECTION DEVICES - A real-time clock frequency correction device includes: a quartz oscillator outputting an oscillating signal including a plurality of oscillating pulses with a frequency; a control unit setting a first integer, a second integer, a first number corresponding to the first integer, and a second number corresponding to the second integer according to the frequency, wherein the first integer is a minimum integer that is larger than the frequency, and the second integer is a maximum integer that is smaller than the frequency; a multiplexer outputting the first integer for the first number of times and the second integer for the second number times; and a counter, coupled to the multiplexer and the quartz oscillator, for counting the number of oscillating pulses according to one of the first integer and the second integer and thereby outputting a pulse. | 05-15-2014 |