Swaney, US
Brennon J. Swaney, Holmen, WI US
Patent application number | Description | Published |
---|---|---|
20150037190 | OLDHAM COUPLING WITH ENHANCED KEY SURFACE IN A SCROLL COMPRESSOR - An Oldham coupling structure for a scroll compressor decreases Oldham coupling pressure loading without increasing compressor diameter or significantly increasing orbiting scroll or Oldham coupling inertia. The Oldham coupling key height and area are increased by recessing the key face into the ring portion of the Oldham coupling, increasing the key height and adding pads to the involute side of the orbiting scroll base plate to extend the key slot, potentially resulting in reduced compressor diameter and/or reduced orbiting scroll and Oldham coupling inertia. | 02-05-2015 |
James Stephen Swaney, Carlsbad, CA US
Patent application number | Description | Published |
---|---|---|
20090136483 | Compositions and Methods for Binding Lysophosphatidic Acid - Compositions and methods for making and using anti-LPA agents, for example, monoclonal antibodies, are described. | 05-28-2009 |
20100034814 | COMPOSITIONS AND METHODS FOR BINDING LYSOPHOSPHATIDIC ACID - Compositions and methods for making and using anti-LPA agents, for example, monoclonal antibodies, are described. Variable domain and complementarity determining region amino acid sequences of several monoclonal antibodies against LPA are disclosed, as is a consensus anti-LPA monoclonal antibody variable domain sequence. | 02-11-2010 |
20120195901 | Compositions and Methods for Binding Lysophosphatidic Acid - Compositions and methods for making and using anti-LPA agents, for example, monoclonal antibodies, are described. | 08-02-2012 |
20130253019 | LYSOPHOSPHATIDIC ACID RECEPTOR ANTAGONISTS FOR THE TREATMENT OF CONDITIONS OR DISEASES OF THE EYE - Described herein is the use of LPA1 antagonists in the treatment or prevention of diseases or conditions of the eye of a mammal. Also described are pharmaceutical compositions that include at least one LPA1 antagonist. | 09-26-2013 |
Mark Swaney, Pittsburgh, PA US
Patent application number | Description | Published |
---|---|---|
20130085625 | Monitoring, Diagnostic and Tracking Tool for Autonomous Mobile Robots - A system and method are provided for managing and prioritizing for action fleets of mobile robots deployed at various locations. The system/method includes a plurality of homebase servers, each corresponding to a different location, with each of the homebase servers receiving operational parameter data (representing operational and navigational issues experienced by the mobile robot) from a plurality of mobile robots operating at the particular location where the homebase server is deployed. A central server receives the operational parameter data from the plurality of homebase servers. The central server included a data analysis module for processing the operational parameter data and prioritizing the mobile robots operating at the various locations for action by support staff. A list is generated ranking the mobile robots in order of importance for action by support staff. | 04-04-2013 |
20150039157 | Monitoring, Diagnostic and Tracking Tool for Autonomous Mobile Robots - A system and method are provided for managing and prioritizing for action fleets of mobile robots deployed at various locations. The system/method includes a plurality of homebase servers, each corresponding to a different location, with each of the homebase servers receiving operational parameter data (representing operational and navigational issues experienced by the mobile robot) from a plurality of mobile robots operating at the particular location where the homebase server is deployed. A central server receives the operational parameter data from the plurality of homebase servers. The central server included a data analysis module for processing the operational parameter data and prioritizing the mobile robots operating at the various locations for action by support staff. A list is generated ranking the mobile robots in order of importance for action by support staff. | 02-05-2015 |
Philip J. Swaney, Nashville, TN US
Patent application number | Description | Published |
---|---|---|
20140276586 | STEERABLE SURGICAL NEEDLE - A steerable surgical needle ( | 09-18-2014 |
20150080907 | SYSTEM AND METHOD FOR ENDOSCOPIC DEPLOYMENT OF ROBOTIC CONCENTRIC TUBE MANIPULATORS FOR PERFORMING SURGERY - An apparatus ( | 03-19-2015 |
Richard J. Swaney, Sammamish, WA US
Patent application number | Description | Published |
---|---|---|
20090199215 | FRAMEWORK FOR COMPUTING DEVICE WITH AUXILIARY DISPLAY - A computer system with an architecture and protocol that facilitate ready integration with an auxiliary display device. The auxiliary display device is coupled to the computer system over a transport, such as Bluetooth, USB or TCP/IP. From an application level gadget, control of the display device is through a programming interface to a platform component. The platform component interfaces with a device driver, which has two components. One component is common and can be used with any auxiliary display device supporting the protocol, regardless of which transport is used. The second component is transport specific. The second component processes data streams representing packets according to the protocol, conveying the packets as data in accordance with the format of the transport. The second component may be simple because it is not required to perform any processing specifically associated with the display functions or protocol. | 08-06-2009 |
Richard James Swaney, Sammamish, WA US
Patent application number | Description | Published |
---|---|---|
20100299626 | Systems and Methods of Providing Rich User Interface and Animation to Auxiliary Display Devices - Systems and methods of providing rich user interface (UI) and/or animation from a main computing device to an auxiliary display device (ADD) are disclosed. A renderer driver may be communicatively coupled to the ADD and to an application at the main computing device that provides rich UI or animation. The renderer driver may use one or more interfaces in a renderer library to create a bitmap of the rich UI content/animation in a hidden window and communicate the bitmap to the ADD. For rendering animation at the ADD, updated bitmaps may be repeatedly generated and communicated. The renderer driver may receive an indication of a user input received at the ADD in response to the bitmap, interpret the indication, and communicate to the application the corresponding user response. Some or all portions of the system may reside at the auxiliary device, the main computing device, or both devices. | 11-25-2010 |
Ross E. Swaney, Madison, WI US
Patent application number | Description | Published |
---|---|---|
20080264588 | Method of Making Medium Density Fiberboard - The present invention provides a method for producing an MDF board from pulp from a fibrous lignocellulose material using a treatment or pretreatment step which exposes the material to oxalic acid or oxalic acid derivatives (particularly dialkyl ester derivatives, particularly in the vapor phase). The treated wood is then subjected to a sugar extraction wash and refined using any one of the several pulping methods to produce a final pulp product. Once this is done the pulp is used to make MDF boards having improved water repellency properties. | 10-30-2008 |
20090194243 | Method for Treating Lignocellulosic Materials - The present invention is a method for producing a pulp from a fibrous lignocellulose material or source using a treatment or pretreatment step which exposes the material to oxalic acid derivatives, particularly dialkyl ester derivatives, particularly in the vapor phase. Once treated, the material may be refined using any one of the several pulping methods to produce a final pulp product and the production of the product is accompanied by strength increases in paper made from the pulp and energy savings in making the pulp, hi addition the treatment or pretreatment produces a soluble carbohydrate source and other components (e.g. acetic acid, other wood components) for further product development. In certain cases a pulp product is not produced and all of the carbohydrate present in the lignocellulose is converted into soluble sugars. | 08-06-2009 |
20100300634 | METHOD OF MAKING MEDIUM DENSITY FIBERBOARD - The present invention provides a method for producing an MDF board from pulp from a fibrous lignocellulose material using a treatment or pretreatment step which exposes the material to oxalic acid or oxalic acid derivatives (particularly dialkyl ester derivatives, particularly in the vapor phase). The treated wood is then subjected to a sugar extraction wash and refined using any one of the several pulping methods to produce a final pulp product. Once this is done the pulp is used to make MDF boards having improved water repellency properties. | 12-02-2010 |
Scott B. Swaney, Germantown, NY US
Patent application number | Description | Published |
---|---|---|
20090206872 | SYSTEM, METHOD AND APPARATUS FOR ENHANCING RELIABILITY ON SCAN-INITIALIZED LATCHES AFFECTING FUNCTIONALITY - A system, method, and apparatus for enhancing reliability on scan-initialized latches that affect functionality in a digital design are provided. The system includes a group of latches that affect functionality in the digital design based on state values of the latches, where the latches are scan initialized. The system also includes a disable allowance latch (DAL) allocated to the group of latches, where the DAL is a scan-initialized latch. The system further includes a gating function outputting the state value of at least one of the latches in the group to a functional block in the digital design in response to the DAL being in an enabled state and blocking the gating function output in response to the DAL being in a disabled state. | 08-20-2009 |
20090210651 | SYSTEM AND METHOD FOR OBTAINING DATA IN A PIPELINED PROCESSOR - A pipelined processor including one or more units having storage locations not directly accessible by software instructions. The processor includes a load-store unit (LSU) in direct communication with the one or more units for accessing the storage locations in response to special instructions. The processor also includes a requesting unit for receiving a special instruction from a requestor and a mechanism for performing a method. The method includes broadcasting storage location information from the special instruction to one or more of the units to determine a corresponding unit having the storage location specified by the special instruction. Execution of the special instruction is initiated at the corresponding unit. If the unit executing the special instruction is not the LSU, the data is sent to the LSU. The data is received from the LSU as a result of the execution of the special instruction. The data is provided to the requester. | 08-20-2009 |
20090210752 | METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR SAMPLING COMPUTER SYSTEM PERFORMANCE DATA - A system, method and computer program product for sampling computer system performance data are provided. The system includes a sample buffer to store instrumentation data while capturing trace data in a trace array, where the instrumentation data enables measurement of computer system performance. The system further includes a sample interrupt generator to assert a sample interrupt indicating that the instrumentation data is available to read. The sample interrupt is asserted in response to storing the instrumentation data in the sample buffer. | 08-20-2009 |
20110138167 | Updating Settings of a Processor Core Concurrently to the Operation of a Multi Core Processor System - The present invention provides an improved method for updating the settings of a processor or a processor core, respectively, concurrently to the operation of the respective processor system in which the processor or processor core, respectively, is running. This enables the insertion of new scan chain data and thus enabling the modification of the hardware characteristics of the processor. | 06-09-2011 |
20110320701 | OPTIMIZING EDRAM REFRESH RATES IN A HIGH PERFORMANCE CACHE ARCHITECTURE - Optimizing refresh request transmission rates in a high performance cache comprising: a refresh requestor configured to transmit a refresh request to a cache memory at a first refresh rate, the first refresh rate comprising an interval, the interval comprising receiving a plurality of first signals, the first refresh rate corresponding to a maximum refresh rate, and a refresh counter operatively coupled to the refresh requestor and configured to reset in response to receiving a second signal, increment in response to receiving each of a plurality of refresh requests from the refresh requestor, and reset and transmit a current count to the refresh requestor in response to receiving a third signal, wherein the refresh requestor is configured to transmit a refresh request at a second refresh rate, in response to receiving the current count from the refresh counter and determining that the current count is greater than a refresh threshold. | 12-29-2011 |
20120278548 | OPTIMIZING EDRAM REFRESH RATES IN A HIGH PERFORMANCE CACHE ARCHITECTURE - Optimizing EDRAM refresh rates in a high performance cache architecture. An aspect of the invention includes receiving a plurality of first signals. A refresh request is transmitted via a refresh requestor to a cache memory at a first refresh rate which includes an interval, including a subset of the first signals. The first refresh rate corresponds to a maximum refresh rate. A refresh counter is reset based on receiving a second signal. The refresh counter is incremented after receiving each of a number of refresh requests. A current count is transmitted from a refresh counter to the refresh requestor based on receiving a third signal. The refresh request is transmitted at a second refresh rate, which is less than the first refresh rate. The refresh request is transmitted based on receiving the current count from the refresh counter and determining that the current count is greater than a refresh threshold. | 11-01-2012 |
Scott B. Swaney, Catskill, NY US
Patent application number | Description | Published |
---|---|---|
20090217012 | MICROARCHITECTURE, METHOD AND COMPUTER PROGRAM PRODUCT FOR EFFICIENT DATA GATHERING FROM A SET OF TRACE ARRAYS - An architecture for collecting performance data in a processor, that includes: a trace read control unit and a trace data collect unit, each unit coupled to a plurality of trace array and multiplex units for providing performance data, the coupling accomplished by a trace read control bus, a data select bus, a trace row address bus and a data return bus; wherein each of the trace array and multiplex units receives a trace read signal and provides data including trace data and the trace read signal to the trace data collect unit. A method and a computer program product are provided. | 08-27-2009 |
Scott Barnett Swaney, New York, NY US
Patent application number | Description | Published |
---|---|---|
20090113212 | Multiprocessor electronic circuit including a plurality of processors and electronic data processing system - A multiprocessor electronic circuit and an electronic data processing system comprising such circuit are disclosed for reducing the power consumption and the chip area consumption of a multiprocessor system having cryptographic functionality. In one embodiment, the multiprocessor electronic circuit comprises a plurality of processors, a single cryptographic processing unit that comprises a plurality of input/output buffer pairs and two cryptographic engines, a cipher engine and a hash engine, and associated control logic. | 04-30-2009 |
Scott Barnett Swaney, Germantown, NY US
Patent application number | Description | Published |
---|---|---|
20090217000 | CLOCK SIGNALS IN DIGITAL SYSTEMS - A digital system and method of operating the same. The system comprises a processor chip including a first elastic interface domain, wherein the first elastic interface domain comprises a first processor X logic and a first processor Y logic, wherein the first processor X and Y logic comprise first X and Y latches, respectively; and a first ASIC chip electrically coupled to the processor chip, wherein the first processor X and Y logics are configured to be simultaneously in a functional mode, wherein the first processor X logic is configured to switch from the functional mode to a scanning mode while the first processor Y logic remains in the functional mode, and wherein in response to the first processor Y logic being in the functional mode, the first processor Y logic is configured to generate a first reference ASIC clock signal to the first ASIC chip. | 08-27-2009 |
20090259899 | METHOD AND APPARATUS FOR AUTOMATIC SCAN COMPLETION IN THE EVENT OF A SYSTEM CHECKSTOP - A method for automatic scan completion in the event of a system checkstop in a processor. The processor includes: a processor register; a millicode interface connected between the processor register and a checkstop scan controller; a checkstop logic circuit connected between the checkstop scan controller and a checkstop scan engine; and a scan chain engine and a scan chain connected to the checkstop scan engine. The method includes (a) upon occurrence of a checkstop serially reading data from a processor register and serially writing the data to latches of a scan chain register; and (b) upon occurrence of a system checkstop during (a), stopping the reading and writing and moving data sent before the system checkstop from latches of the scan chain where the data was stored when the system checkstop occurred to latches where the data would have been stored if the system checkstop had not occurred. | 10-15-2009 |
William P. Swaney, Houston, TX US
Patent application number | Description | Published |
---|---|---|
20080222718 | Secure operating system loader - In one embodiment a computing device comprises a processor, a memory module coupled to the process and comprising logic instructions stored in a computer readable medium which, when executed, configure the processor to initiate boot operations in a computing device, present an authentication challenge when authentication is required to boot the computing device, continue boot operations in response to a successful response to the authentication challenge, and invoke an error routine in response to an unsuccessful response to the authentication challenge. | 09-11-2008 |