Furuta, Kanagawa
Akihiro Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100279661 | PORTABLE ELECTRONIC DEVICE - A portable electronic device for receiving an incoming call from an external network, includes an incoming call indication unit configured to indicate the incoming call, an illuminance measurement unit configured to measure illuminance of a peripherally of the portable electronic device, an acceleration detection unit configured to detect an acceleration of the portable electronic device, and a status determination unit configured to determine a status of the portable electronic device in accordance with the acceleration detected by the acceleration detection unit and the illuminance measured by the illuminance measurement unit. When the status determination unit determines that the acceleration detected by the acceleration detection unit is greater than a threshold value and a change in the illuminance measured by the illuminance measurement unit is greater than a predetermined value, the status determination unit controls the incoming call indication unit to change an output indicating the incoming call. | 11-04-2010 |
Atsushi Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100264964 | Pll circuit - There is provided a PLL circuit including a first loop filter and a second loop filter, which includes a current signal generation circuit that includes a first output driver that generates a first current signal to be output to the first loop filter and a second output driver that generates a second current signal to be output to the second loop filter, and a control circuit that selects which of the first output driver and the second output driver is to be activated. | 10-21-2010 |
Hiroki Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20110104358 | TASTE-IMPROVING AGENTS AND TEA DRINKS CONTAINING THEREOF - The present invention provides an agent for improving taste of tea drinks, comprising at least one glyceroglycolipid, preferably monogalactosyl diacylglycerol or digalactosyl diacylglycerol, as an active ingredient. The agent of the present invention is for use to enhance kokumi, to mask astringent taste, and to prevent precipitates. The agent of the present invention is effective especially in improving tea drinks containing ground tea leaves. The present invention also provides a method for producing tea drinks containing ground tea leaves and at least 1.0 μg/ml of glyceroglycolipids and having an absorbency of 0.25 or below at 680 nm, and tea drinks containing glyceroglycolipid, which method comprises grinding tea leaves into an average particle size of 1-100 μm (preferably 1-50 μm, more preferably 1-20 μm), and mixing the resulting ground tea leaves with neutral (pH 5-7, preferably 5.5-7, especially preferably 6-7) water to elute the glyceroglycolipids into the water. | 05-05-2011 |
20130209651 | Taste-Improving Agents and Tea Drinks Containing Thereof - The present invention provides an agent for improving taste of tea drinks, comprising at least one glyceroglycolipid, preferably monogalactosyl diacylglycerol or digalactosyl diacylglycerol, as an active ingredient. The agent of the present invention is for use to enhance kokumi, to mask astringent taste, and to prevent precipitates. The agent of the present invention is effective especially in improving tea drinks containing ground tea leaves. The present invention also provides a method for producing tea drinks containing ground tea leaves and at least 1.0 μg/ml of glyceroglycolipids and having an absorbency of 0.25 or below at 680 nm, and tea drinks containing glyceroglycolipid, which method comprises grinding tea leaves into an average particle size of 1-100 μm (preferably 1-50 μm, more preferably 1-20 μm), and mixing the resulting ground tea leaves with neutral (pH 5-7, preferably 5.5-7, especially preferably 6-7) water to elute the glyceroglycolipids into the water. | 08-15-2013 |
20140109771 | BEVERAGE EXTRACTION APPARATUS - A roasted plant extraction apparatus is provided which is capable of selectively reducing excessive bitterness in an extract liquid obtained by water extraction from a roasted plant raw material while preserving desirable flavor ingredients and body. A beverage extraction apparatus includes a granule containing part containing granules for extraction of a beverage, first pouring device for pouring an extraction solvent into the granule containing part from a first direction, and collecting device for collecting a coffee extract liquid extracted by device of the extraction solvent at the side of layers of the coffee granules corresponding to the first direction. The granule containing part is provided with a detachable restraining member for placing the granules for extraction of a beverage in a substantially sealed state. | 04-24-2014 |
Koichiro Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090319754 | Reconfigurable device - A reconfigurable device comprises a plurality of processing elements, a main memory unit that stores plural pieces of circuit configuration information, a cache unit that caches circuit configuration information forwarded to at least one of the processing elements from the main memory unit, and a cache control unit that controls forwarding of circuit configuration information from the cache unit to the processing element. The cache control unit selects circuit configuration information which must be forwarded to each processing element. When the selected circuit configuration information is not stored in the cache unit, the cache control unit reads out the circuit configuration information from the main memory unit, stores the read-out circuit configuration information in the cache unit, and sends forward the circuit configuration information to the processing element from the cache unit. | 12-24-2009 |
20100083209 | BEHAVIORAL SYNTHESIS APPARATUS, BEHAVIORAL SYNTHESIS METHOD, AND COMPUTER READABLE RECORDING MEDIUM - A behavioral synthesis apparatus includes a acquisition unit, a scheduling unit and a generation unit. The acquisition unit acquires a behavioral level description describing an operation of a semiconductor integrated circuit. The scheduling unit separates the acquired behavioral level description into N stage descriptions, and makes a schedule in such a way that input/output operations and computations among the N stage descriptions are pipelined. The generation unit generates a register transfer level description based on the N stage descriptions and a result of scheduling performed by the scheduling unit in such a way as to form stage circuits respectively corresponding to the N stage descriptions and a state control circuit which controls possible 2N−1 stage control states of the semiconductor integrated circuit. The generation unit generates the register transfer level description in such a way as to inhibit the operation of a stage circuit which need not be operated. | 04-01-2010 |
Manabu Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20110215846 | PHASE LOCKED LOOP CIRCUIT AND CONTROL METHOD THEREOF - A phase locked loop circuit according to the present invention includes a selector that selects an input clock, a 1/m frequency divider that divides a frequency of the input clock, a 1/n frequency divider that divides a frequency of a feedback clock, a phase difference detector, a first voltage controlled oscillator that includes a first voltage holding circuit, a second voltage controlled oscillator that includes a second voltage holding circuit, and a selection circuit that outputs any output of the first and second voltage controlled oscillators as an output clock and outputs any output of the first and second voltage controlled oscillators as a feedback clock. The input clock is switched when the voltage controlled oscillator in a holding mode generates the output clock and the voltage controlled oscillator in a normal mode generates the feedback clock. | 09-08-2011 |
Masanori Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100054034 | READ CIRCUIT AND READ METHOD - In a read circuit, a write circuit writes a data to be stored and/or a test data to the memory cell. A control circuit controls the write circuit to write the test data to the memory cell in a first phase, and to write the test data which is same as the first phase to the memory cell in a second phase. An integrator integrates voltages at one terminal of the memory cell during the first phase to obtain a first integrated voltage, and integrates voltages at one terminal of the memory cell during the second phase to obtain a second integrated voltage. A buffer stores the first integrated voltage. A comparator compares the first integrated voltage from the buffer with the second integrated voltage from the integrator to obtain the data. | 03-04-2010 |
20140240158 | AD CONVERTER AND AD CONVERSION METHOD - An A/D converter includes a plurality of AD converting sections that sequentially operate at predetermined intervals. The AD converting section has an ADC that converts an analog signal into a digital signal and outputs the digital signal, a memory that stores, as a specific polarity value, the polarity of a signal obtained by the ADC digitizing an analog signal at a reference voltage, an analog polarity converting circuit that inverts the polarity of the analog signal based on the specific polarity value and a set polarity value, which is previously set, and a digital polarity converting circuit that inverts the polarity of the digital signal based on the specific polarity value and the set polarity value. | 08-28-2014 |
20150138005 | ANALOG-TO-DIGITAL CONVERTER AND ANALOG-TO-DIGITAL CONVERSION METHOD - According to an embodiment, an analog-to-digital converter includes a first AD (analog-to-digital) conversion circuit and a second AD conversion circuit. The first AD conversion circuit performs AD conversion of a first input signal to generate an upper-bit digital signal. The second AD conversion circuit performs AD conversion of a sampled signal to generate a lower-bit digital signal. The sampled signal is obtained by sampling a residual signal corresponding to a residue of the AD conversion in the first AD conversion circuit. A period during which the second AD conversion circuit performs AD conversion of the sampled signal overlaps a period during which a second input signal subsequent to the first input signal is settled. | 05-21-2015 |
Shigeru Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20120321077 | CRYPTOGRAPHIC COMMUNICATION SYSTEM AND CRYPTOGRAPHIC COMMUNICATION METHOD - Provided is a cryptographic communication system including a first semiconductor device and a second semiconductor device. The first semiconductor device includes a common key generation unit that generates a common key CK(a) by using a unique code UC(a) and correction data CD(a), and an encryption unit that encrypts the common key CK(a) generated in the common key generation unit by using a public key PK(b) of the second semiconductor device. The second semiconductor device includes a secret key generation unit that generates a secret key SK(b) by using a unique code UC(b) and correction data CD(b), and a decryption unit that decrypts the common key CK(a) encrypted in the encryption unit by using the secret key SK(b). | 12-20-2012 |
20120324241 | SEMICONDUCTOR DEVICE - A semiconductor device in related art has a problem that security on confidential information stored is insufficient. A semiconductor device of the present invention has a unique code which is unique to a device and generates unique code corresponding information from the unique code. The semiconductor device has a memory region in which specific information obtained by encrypting confidential information is stored in a region associated with the unique code corresponding information. The specific information read from the memory region is encrypted with the unique code corresponding information to generate the confidential information. | 12-20-2012 |
20120324310 | SEMICONDUCTOR DEVICE AND METHOD OF WRITING DATA TO SEMICONDUCTOR DEVICE - A semiconductor device in related art has a problem that security at the time of writing data cannot be sufficiently assured. A semiconductor device of the present invention has: a unique code generating unit generating an initial unique code which is a value unique to a device and includes an error in a random bit; a first error correcting unit correcting an error in the initial unique code to generate an intermediate unique code; a second error correcting unit correcting an error in the intermediate unique code to generate a first determinate unique code; and a decrypting unit decrypting, with the first determinate unique code, transmission data obtained by encrypting confidential information with key information generated on the basis of the intermediate unique code by an external device to generate confidential information. | 12-20-2012 |
20140289538 | SEMICONDUCTOR DEVICE - A semiconductor device in related art has a problem that security on confidential information stored is insufficient. A semiconductor device of the present invention has a unique code which is unique to a device and generates unique code corresponding information from the unique code. The semiconductor device has a memory region in which specific information obtained by encrypting confidential information is stored in a region associated with the unique code corresponding information. The specific information read from the memory region is encrypted with the unique code corresponding information to generate the confidential information. | 09-25-2014 |
20150207629 | SEMICONDUCTOR DEVICE AND METHOD OF WRITING DATA TO SEMICONDUCTOR DEVICE - A semiconductor device in related art has a problem that security at the time of writing data cannot be sufficiently assured. A semiconductor device of the present invention has: a unique code generating unit generating an initial unique code which is a value unique to a device and includes an error in a random bit; a first error correcting unit correcting an error in the initial unique code to generate an intermediate unique code; a second error correcting unit correcting an error in the intermediate unique code to generate a first determinate unique code; and a decrypting unit decrypting, with the first determinate unique code, transmission data obtained by encrypting confidential information with key information generated on the basis of the intermediate unique code by an external device to generate confidential information. | 07-23-2015 |
20150239355 | NON-CONTACT POWER SUPPLY METHOD AND NON-CONTACT POWER SUPPLY SYSTEM - It is intended to provide a safe non-contact charging environment that enables finding an electronic appliance that remains left in a vehicle before start of charging and preventing trouble that an electronic appliance breaks down by electromagnetic waves generated during charging by means of electromagnetic coupling. A process of checking to see that an electronic appliance remains left inside a vehicle, based on wireless communication information emitted by the electronic appliance left inside the vehicle is performed in advance. When it has been detected that an electronic appliance remains left, a charging current value is controlled according to an allowable current of the detected electronic appliance or an alert is generated to notify that the electronic appliance remains left. | 08-27-2015 |
Shingo Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100207801 | A/D CONVERSION CIRCUIT AND A/D CONVERSION METHOD - An A/D (analog-to-digital) conversion circuit includes an input signal selecting circuit configured to output voltage signals of different signal levels in response to control signals in an adjustment mode before A/D conversion of an analog signal in a practical mode; an A/D converter configured to perform A/D conversion on the voltage signals in response to an adjustment sampling clock signal in the adjustment mode to output adjustment conversion values; and a sampling timing adjusting circuit configured to delay a reference sampling clock signal based on a delay value selected in response to a selection signal in the adjustment mode to output the adjustment sampling clock signal to the A/D converter. An operation circuit is configured to set the adjustment mode, output the control signals to the input signal selecting circuit, and the selection signal to the sampling timing adjusting circuit, such that the adjustment conversion values are obtained at each of different delay values, determine an optimal parameter from parameters corresponding to the obtained adjustment conversion values, and set the practical mode to output the selection signal corresponding to the optimal parameter to the sampling timing adjusting circuit. | 08-19-2010 |
20110285429 | Microcontroller and method of controlling the same - A microcontroller includes a data input unit that receives input data and outputs a start request signal according to the input data upon receiving the input data; an oscillator that starts according to the start request signal, to generate a clock signal; a clock signal supply control unit that outputs the start request signal supplied from the data input unit to the oscillator, and supplies the clock signal supplied from the oscillator generated after the start as a first clock signal and a second clock signal that are operation clock signals of the data input unit; and a CPU that operates the second clock signal as an operation clock, and performs processing according to the input data when the second clock signal is operated. | 11-24-2011 |
Shoji Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090118433 | PROCESS FOR PRODUCING A POLYFLUOROALKYL (METH)ACRYLATE - A process for producing a polyfluoroalkyl (meth)acrylate, which comprises isolating, from a reaction mixture containing a polyfluoroalkyl (meth)acrylate obtained by reacting a polyfluoroalkyl iodide of the formula C | 05-07-2009 |
Takashi Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100048249 | Display Holder, Portable Electronic Apparatus, and Assembling Method of Display Holder - A display holder for holding a display device includes a frame portion having a holding wall which covers and holds a peripheral edge of the display device to be held and which is formed with an opening which exposes a display surface, and a claw receiving portion for being locked to a fixed portion; and a back surface holding portion which is formed continuously from at least a portion of the frame portion to hold the back side of the display device. The frame portion and the back surface holding portion are integrally made of an elastic material. | 02-25-2010 |
Takayuki Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090002069 | VARIABLE CIRCUIT, COMMUNICATION APPARATUS, MOBILE COMMUNICATION APPARATUS AND COMMUNICATION SYSTEM - A variable circuit that has a device that changes the mechanical state thereof and has a characteristic that is changed by a change of the mechanical state of the device, the variable circuit including: a controlling section | 01-01-2009 |
Toshiyuki Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090190168 | DOCUMENT PROCESSING SYSTEM - A document processing system is disclosed that is capable of processing both fixed-format and unfixed-format hand written paper documents. The document processing system includes an encoding unit that encodes a sheet ID for identifying a hand written first document on a sheet to generate a coded sheet ID; a decoding unit that decodes the coded sheet ID; a document-sheet ID association unit that associates the sheet ID with a document ID assigned to a computerized second document; a printing unit that acquires the sheet ID and prints the coded sheet ID on the first document; a sheet ID management unit that manages the sheet ID; an information acquisition unit that acquires the sheet ID decoded by the decoding unit, and hand-written data from the first document on which the coded sheet ID is printed; and a process-sheet ID association unit that associates the sheet ID with a process ID of a process for processing the hand-written data acquired by the information acquisition unit. | 07-30-2009 |
Tsutomu Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20150268576 | ELECTROSTATIC CHARGE IMAGE DEVELOPING TONER, ELECTROSTATIC CHARGE IMAGE DEVELOPER, DEVELOPER CARTRIDGE, PROCESS CARTRIDGE, AND IMAGE FORMING APPARATUS - An electrostatic charge image developing toner includes toner particles containing a binder resin and a colorant, and strontium titanate particles, wherein the strontium titanate particles have a volume average particle diameter of 800 nm to 10,000 nm, a maximum peak at a Bragg angle of 32.2° in CuKα characteristic X-ray diffraction, and a half-value width of the maximum peak equal to or greater than 0.5 degrees. | 09-24-2015 |
Yoshikazu Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20120146740 | SEMICONDUCTOR DEVICE - The present invention provides a semiconductor device. In the semiconductor device, a signal distributor distributes a high frequency signal generated by an oscillator and inputted to an input part to first and second signals and outputs the same from first and second output parts respectively. A modulator modulates a baseband signal with the first signal and outputs the same therefrom. An offset adjustment unit compares the second signal and the first signal that leaks from the output of the modulator to thereby adjust an offset of the baseband signal. The signal distributor includes a first capacitive element provided between the input part and the first output part, and a second capacitive element provided between the first output part and the second output part. The electrostatic capacitance of the first capacitive element is larger than that of the second capacitive element. | 06-14-2012 |
20140169237 | CIRCUIT FOR BASEBAND HARMONIC REJECTION - A circuit for reducing counter-intermodulation in a modulated signal caused by an oscillator frequency and harmonics of a baseband signal is disclosed. The circuit comprises a first and a second baseband section arranged for generating a first and a second version of a baseband signal, the second version being phase shifted with respect to the first version. The circuit further comprises three signal paths comprising mixers for multiplication of the first and second version of the baseband signal with a local oscillator signal, so that three upconverted signals with rotated phase with respect to each other are obtained, and arranged for applying a scaling with a scaling factor corresponding to the rotated phases. The circuit further comprises a combination unit arranged for combining the three upconverted signals. | 06-19-2014 |
Yoshiko Furuta, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20140030209 | TOPICAL LIQUID AGENT FOR THE TREATMENT OF DERMATOPHYTOSIS - A topical liquid agent for a nail and/or skin for prevention or treatment of dermatophytosis comprises a film-forming agent and a compound represented by the formula: | 01-30-2014 |