Patent application number | Description | Published |
20090116296 | FLASH MEMORY DEVICE APPLYING ERASE VOLTAGE - A flash memory device includes; a plurality of layers, each one including memory cells arranged in a matrix of rows and columns, a layer decoder configured to select one of the plurality of layers to thereby define a selected layer and an unselected layer, a voltage generator configured to generate an erase voltage at a level higher than ground voltage, and an internal voltage, and a row select circuit configured to apply the erase voltage to the selected layer, and apply at least one of the erase voltage and the internal voltage to the unselected layer during an erase operation. | 05-07-2009 |
20090168482 | THREE-DIMENSIONAL MEMORY DEVICE - A three-dimensional memory device includes a base layer having a memory array and peripheral circuits formed on a bulk silicon substrate, and N circuit layers each having a memory array formed on a silicon-on-insulator (SOI) substrate. The N circuit layers are vertically stacked one on top of the other on the base layer and the uppermost Nth circuit layer additionally includes passive elements | 07-02-2009 |
20090185422 | Flash memory device having row decoders sharing single high voltage level shifter, system including the same, and associated methods - A flash memory device includes first and second memory cell array blocks and a row decoder coupled to the first memory cell array block and the second. memory cell array block. The row decoder includes a block decoder, a single high voltage level shifter that is coupled to both the first and second memory cell array blocks, the single high voltage level shifter configured to provide a block wordline signal of a high voltage to the first and second memory array blocks in response to a block selection signal received from the block decoder, a first pass transistor unit, and a second pass transistor unit. | 07-23-2009 |
20090273977 | MULTILAYERED NONVOLATILE MEMORY WITH ADAPTIVE CONTROL - A method and device for adaptive control of multilayered nonvolatile semiconductor memory are provided, the device including memory cells organized into groups and a control circuit having a look-up matrix for providing control parameters for each of the groups, where characteristics of each group are stored in the look-up matrix, and the control parameters for each group are responsive to the stored characteristics for that group; the method including organizing memory cells into groups, storing characteristics for each group in a look-up matrix, providing control parameters for each of the groups, where the control parameters for each group are responsive to its stored characteristics, and driving each memory cell in accordance with its provided control parameters. | 11-05-2009 |
20100246247 | Phase-change random access memories, memory devices, memory systems, methods of operating and methods of manufacturing the same - A memory system includes a memory cell array having a plurality of memory sectors. Each memory sector includes a plurality of memory cells. The memory system further includes a controller configured to write data to the memory cell array in response to a writing signal. The controller is further configured to refresh a memory sector among the plurality of memory sectors each time a writing signal is provided. When N (N is a positive integer) memory cells are programmed, a programming current is less than or equal to about 0.75 mA*N. | 09-30-2010 |
20100290278 | SEMICONDUCTOR MEMORY DEVICE REWRITING DATA AFTER EXECUTION OF MULTIPLE READ OPERATIONS - Provided is a semiconductor memory device including a memory cell; a writing driver providing a program current to the memory cell to write data in the memory cell; a sense amplifier processing a read operation reading data written in the memory cell; and a controller providing a rewriting signal for rewriting data read from the sense amplifier in the memory cell to the writing driver after the sense amplifier repeatedly applies a read operation more than a predetermined number of times. | 11-18-2010 |
20110116335 | SEMICONDUCTOR MEMORY DEVICE AND SYSTEM INCLUDING THE SAME - A semiconductor memory device includes a cell array unit having a plurality of banks each having a plurality of blocks, and a refresh controller configured to set at least one of the blocks as a test block, perform a refresh operation on the blocks except for the test block in a self-refresh operation period, determine a refresh period of the test block, and then set another one of the blocks as the test block. | 05-19-2011 |
20110205796 | NONVOLATILE MEMORY DEVICE AND SYSTEM PERFORMING REPAIR OPERATION FOR DEFECTIVE MEMORY CELL - A nonvolatile memory device comprises a main memory cell array, a redundancy memory cell array, and a controller. The main memory cell array comprises a plurality of bit lines each connected to a plurality of strings arranged perpendicular to a substrate. The redundancy memory cell array comprises a plurality of redundancy bit lines each connected to a plurality of redundancy strings arranged perpendicular to the substrate. The controller is configured to control one of the redundancy bit lines to repair strings in the main memory cell array. | 08-25-2011 |