Chien-Chih
Chien Chih Chen, Taichung R.o.c. TW
Patent application number | Description | Published |
---|---|---|
20130196547 | CONNECTOR AND MATING CONNECTOR - A connector is fixable to an object such as a printed circuit board. The connector comprises a shell having a body portion and two fixed portions for fixing the body portion to the object. The body portion has two side portions and an upper portion coupling the side portions with each other in a lateral direction. The side portions are connected to the respective fixed portions. The fixed portion has a base portion and a strengthener. The base portion is located outward of the side portion in the lateral direction. The strengthener extends inward in the lateral direction from the base portion beyond the side portion. | 08-01-2013 |
Chien Chih Lai, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20160107858 | Sheet winding structure - The present invention discloses a sheet winding structure to reduce indentation transfer occurring because of sheet thickness or adhesive colloidality of the innermost layer of the sheet. The sheet winding structure comprises: a winding core having an outer surface, wherein the outer surface of the winding core comprises a recess thereon; and a sheet winded over the outer surface of the winding core, wherein a beginning portion of the sheet is disposed in the recess. | 04-21-2016 |
Chien Chih Liu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130276298 | METHOD FOR MAKING SURFACE MOUNT INDUCTOR - A method for manufacturing an inductor includes a mold device having a mold cavity, disposing a coil member above the mold cavity of the mold device, filling metallic particles into the mold cavity of the mold device, forcing the coil member into the metallic particles to form a base member, applying two conductive coating members onto the base member and electrically connecting to the terminals of the coil member respectively, and attaching two conductive coverings onto the conductive coating members respectively and electrically connecting to the conductive coating members respectively for allowing the inductors to be quickly manufactured in a mass production. | 10-24-2013 |
20150035633 | INDUCTOR MECHANISM - An inductor mechanism includes a base member having two opposite side portions, a bottom portion, and an upper portion, a conductive coil member engaged in the base member and having two terminals extended toward the side portions of the base member, two conductive coverings attached to the side portions of the base member and electrically connected to the terminals of the coil member, and two electro-plated devices attached to the conductive coverings respectively. The electro-plated devices each include an inner layer attached onto the conductive covering, and one or more further layers attached onto the inner layer, the layers are made of copper, brass, nickel, tin, or silver, or the like. | 02-05-2015 |
20150037195 | METHOD FOR MAKING INDUCTOR MECHANISM - A method for making an inductor mechanism which includes a base member having two opposite side portions, a bottom portion, and an upper portion, a conductive coil member engaged in the base member and having two terminals extended toward the side portions of the base member, two conductive coverings are attached to the side portions of the base member and electrically connected to the terminals of the coil member, and two electro-plated devices are attached to the conductive coverings respectively. The electro-plated devices each include an inner layer attached onto the covering, and one or more further layers attached onto the inner layer, the layers are made of copper, brass, nickel, tin, or silver, or the like. | 02-05-2015 |
Chien-Chih Chan, Taoyuan Country TW
Patent application number | Description | Published |
---|---|---|
20130106190 | POWER SUPPLY SYSTEM WITH AUTOMATIC TRANSFER FUNCTION AND METHOD OF CONTROLLING THE SAME | 05-02-2013 |
Chien-Chih Chang, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20110055631 | PLUGGABLE ERROR DETECTION BOARD AND MOTHERBOARD ERROR DETECTION SYSTEM CONTAINING THE SAME - A motherboard error detection system includes a pluggable error detection board and a motherboard having a boot management chip. When the motherboard enters a device-driven status from a standby status, the boot management chip is used to manage power-on timings of different voltage sources; to collect a plurality of sets of status information; and to check whether the sets of status information and the power-on timings have errors. The pluggable error detection board includes an interpreting unit, a message-reading interface and a connector which is pluggably disposed on the motherboard. When the boot management chip notifies the pluggable error detection board to read an error message, the interpreting unit converts the error message to human-readable information, and the human-readable information is outputted through the message-reading interface. | 03-03-2011 |
Chien-Chih Cheng, Shindian TW
Patent application number | Description | Published |
---|---|---|
20090194308 | METAL HOUSING - A metal housing ( | 08-06-2009 |
20090197116 | METAL HOUSING - A metal housing ( | 08-06-2009 |
Chien-Chih Chiang, Taiwan TW
Patent application number | Description | Published |
---|---|---|
20130062652 | LED DEVICES HAVING LENSES AND METHODS OF MAKING SAME - Disclosed herein are LED devices having lenses and methods of making the devices. The LED devices are made using an optical layer comprising a plurality of lens features. The optical layer is disposed relative to the LED die such that at least one LED die is optically coupled to at least one lens feature. A lens can then be made from the lens feature and excess optical layer removed to provide the device. | 03-14-2013 |
Chien-Chih Chiu, Xinying City TW
Patent application number | Description | Published |
---|---|---|
20100301303 | Forming Phase-Change Memory Using Self-Aligned Contact/Via Scheme - An integrated circuit structure includes a dielectric layer having an upper portion and a lower portion. The dielectric layer is either an inter-layer dielectric (ILD) or an inter-metal dielectric (IMD). A phase change random access memory (PCRAM) cell includes a phase change strip, wherein the phase change strip is on the lower portion and has a top surface lower than a top surface of the dielectric layer, and a bottom surface higher than a bottom surface of the dielectric layer. A first conductive column is electrically connected to the phase change strip. The first conductive column extends from the top surface of the dielectric layer down into the dielectric layer. A second conductive column is in a peripheral region. The second conductive column extends from the top surface of the dielectric layer down into the dielectric layer. The first conductive column and the second conductive column have different heights. | 12-02-2010 |
20150162240 | TRENCH FORMATION USING ROUNDED HARD MASK - A method embodiment includes forming a hard mask over a dielectric layer, patterning the hard mask to form an opening, forming a passivation layer on sidewalls of the opening, and forming a trench in the dielectric layer by extending the opening into the dielectric layer using an etching process. The sidewalls of the opening are etched to form a rounded profile in the hard mask and a substantially perpendicular profile in the dielectric layer. | 06-11-2015 |
20150294937 | INTERCONNECT STRUCTURE AND METHOD OF FORMING THE SAME - An interconnect structure and a method of forming an interconnect structure are disclosed. The interconnect structure includes a low-k (LK) dielectric layer over a substrate; a first conductive feature in the LK dielectric layer, wherein the first conductive feature has a first sidewall, a second sidewall facing the first sidewall, and a first bottom surface contacting the LK dielectric layer; a first dielectric feature along an upper portion of the first sidewall, wherein a length of the first dielectric feature is at least 10 percent less than a length of the first sidewall; and a second dielectric feature along an upper portion of the second sidewall. The interconnect structure may also include a second conductive feature adjacent to the first conductive feature in the LK dielectric layer. | 10-15-2015 |
20150325469 | Trench Formation using Rounded Hard Mask - A method embodiment includes forming a hard mask over a dielectric layer, patterning the hard mask to form an opening, forming a passivation layer on sidewalls of the opening, and forming a trench in the dielectric layer by extending the opening into the dielectric layer using an etching process. The sidewalls of the opening are etched to form a rounded profile in the hard mask and a substantially perpendicular profile in the dielectric layer. | 11-12-2015 |
20160005689 | Interconnect Structure and Method of Forming the Same - An interconnect structure and a method of forming an interconnect structure are disclosed. The interconnect structure includes a low-k (LK) dielectric layer over a substrate; a first conductive feature in the LK dielectric layer, wherein the first conductive feature has a first sidewall, a second sidewall facing the first sidewall, and a first bottom surface contacting the LK dielectric layer; a first dielectric feature along an upper portion of the first sidewall, wherein a length of the first dielectric feature is at least 10 percent less than a length of the first sidewall; and a second dielectric feature along an upper portion of the second sidewall. The interconnect structure may also include a second conductive feature adjacent to the first conductive feature in the LK dielectric layer. | 01-07-2016 |
20160111324 | Semiconductor Device and Method of Forming Same - Semiconductor devices and methods of forming the same are disclosed. A dielectric layer is formed over an underlying layer. A first mask layer and a second mask layer are formed on the dielectric layer such that the first mask layer is interposed between the second mask layer and the dielectric layer. An opening is formed in the first mask layer, the second mask layer and the dielectric layer. Subsequently, the second mask layer is removed. The opening is extended and corners of the first mask layer are rounded. A conductive feature is formed in the extended opening. | 04-21-2016 |
Chien-Chih Chiu, Taoyuan Shien TW
Patent application number | Description | Published |
---|---|---|
20140218401 | IMAGE DISPLAY METHOD FOR DIGITAL MANIPULATOR - A digital manipulator for an inverter and an image display method for the digital manipulator are disclosed. The digital manipulator is connected to and an external computer. The images used by the digital manipulator are edited by editing software in an external computer and are downloaded to LCM of the digital manipulator to display. The digital manipulator has a plurality of function buttons. Corresponding functions of the function buttons are assigned via editing software by a user. As a result, the digital manipulator is more flexible to use, and users are allowed to configure a digital manipulator based on own individual requests and operating habits. | 08-07-2014 |
Chien-Chih Chou, Zhubei City TW
Patent application number | Description | Published |
---|---|---|
20100096697 | HIGH VOLTAGE DEVICE HAVING REDUCED ON-STATE RESISTANCE - A semiconductor device includes a semiconductor substrate, a source region and a drain region formed in the substrate, a gate structure formed on the substrate disposed between the source and drain regions, and a first isolation structure formed in the substrate between the gate structure and the drain region, the first isolation structure including projections that are located proximate to an edge of the drain region. Each projection includes a width measured in a first direction along the edge of the drain region and a length measured in a second direction perpendicular to the first direction, and adjacent projections are spaced a distance from each other. | 04-22-2010 |
20110133276 | Gate Dielectric Formation for High-Voltage MOS Devices - An integrated circuit structure includes a semiconductor substrate and a high-voltage metal-oxide-semiconductor (HVMOS) device, which includes a first high-voltage well (HVW) region of a first conductivity type in the semiconductor substrate; a drain region of a second conductivity type opposite the first conductivity type in the semiconductor substrate and spaced apart from the first HVW region; a gate dielectric with at least a portion directly over the first HVW region; and a gate electrode over the gate dielectric. The gate dielectric includes a bottom gate oxide region; and a silicon nitride region over the bottom gate oxide region. | 06-09-2011 |
Chien-Chih Chou, Zhubei TW
Patent application number | Description | Published |
---|---|---|
20100006934 | Gate Electrodes of HVMOS Devices Having Non-Uniform Doping Concentrations - A semiconductor structure includes a semiconductor substrate; a first high-voltage well (HVW) region of a first conductivity type overlying the semiconductor substrate; a second well region of a second conductivity type opposite the first conductivity type overlying the semiconductor substrate and laterally adjoining the first well region; a gate dielectric extending from over the first well region to over the second well region; a drain region in the second well region; a source region on an opposite side of the gate dielectric than the drain region; and a gate electrode on the gate dielectric. The gate electrode includes a first portion directly over the second well region, and a second portion directly over the first well region. The first portion has a first impurity concentration lower than a second impurity concentration of the second portion. | 01-14-2010 |
20110008944 | Gate Electrodes of HVMOS Devices Having Non-Uniform Doping Concentrations - A semiconductor structure includes a semiconductor substrate; a first high-voltage well (HVW) region of a first conductivity type overlying the semiconductor substrate; a second well region of a second conductivity type opposite the first conductivity type overlying the semiconductor substrate and laterally adjoining the first well region; a gate dielectric extending from over the first well region to over the second well region; a drain region in the second well region; a source region on an opposite side of the gate dielectric than the drain region; and a gate electrode on the gate dielectric. The gate electrode includes a first portion directly over the second well region, and a second portion directly over the first well region. The first portion has a first impurity concentration lower than a second impurity concentration of the second portion. | 01-13-2011 |
Chien-Chih Chu, Yilan TW
Patent application number | Description | Published |
---|---|---|
20090264572 | COATING COMPOSITIONS AND USES THEREOF - A coating composition comprises a resin, an antistatic agent and an antistatic aid, wherein the antistatic aid is selected from a group consisting of a siloxane compound, a fluoro-compound and a combination thereof. The antistatic aid can generate a synergy effect with the antistatic agent, and carry the antistatic agent out of the coating surface, thus can obviously reduce the amount of antistatic agent to achieve the desired antistatic effect by using a small amount of antistatic aid. The coating composition can be applied to various products with antistatic needs. | 10-22-2009 |
Chien-Chih Hsu, Yilan County TW
Patent application number | Description | Published |
---|---|---|
20110072479 | SYSTEM AND METHOD FOR REPORTING A POSITION OF A VIDEO DEVICE AND NETWORK VIDEO TRANSMITTER THEREOF - A system and method for reporting the position of a video device is provided. The system includes a network video transmitter and a network video client. The network video transmitter is configured for capturing a series of video frames and transmitting the video frames via a network. The network video transmitter includes a geographical coordinate detecting device for detecting geographical coordinate information corresponding to the network video transmitter. The network video client is configured for receiving the video frames via the network, wherein the geographical coordinate information corresponding to the network video transmitter is transmitted to the network video client. Accordingly, the system and method is capable of providing the geographical coordinate information corresponding to a video frame captured by the network video transmitter. | 03-24-2011 |
Chien-Chih Hsu, Tongxiao Township TW
Patent application number | Description | Published |
---|---|---|
20130162699 | ACTIVE MATRIX TYPE BISTABLE CHIRAL NEMATIC LIQUID CRYSTAL DISPLAY AND DRIVING METHOD THEREOF - The disclosure provides a driving method for an active matrix type bistable chiral nematic liquid crystal display, including: dividing a frame into at least two fields, wherein each field is formed by a plurality of pixel rows; driving one of the at least two fields by a plurality of driving operations, wherein a liquid crystal unit of each pixel in the field is driven to one of two predetermined states in each driving operation; and driving the other fields by the plurality of driving operations. | 06-27-2013 |
20140152593 | Method And System For Operating Portable Devices - A method for providing a one-hand user interface for a portable device with a touch screen including defining a one-hand operation plane on the touch screen based on a holding location of the portable device when operated by a user; enabling a one-hand operation mode; and receiving user inputs through the one-hand operation plane for controlling the portable device. | 06-05-2014 |
Chien-Chih Hsu, Mingjian Township TW
Patent application number | Description | Published |
---|---|---|
20120329196 | SOLAR CELL PACKAGING PROCESS - A solar cell packaging process is disclosed. At first, a solar cell is provided, and at least one liquid packaging material is spray-coated onto a surface of the solar cell by a spray-coating process. A liquid packaging material is directly spread on the surface of the solar cell in at least one covering process. Then, the liquid packaging material is hardened in curing process. Therefore, a packaging layer is formed on the surface of the solar cell to finish the solar cell packaging. By implementing the above packaging process, it ensures there is no over stress applied on the solar cell in the packaging process to avoid generating broken pieces for significantly improving the yield. | 12-27-2012 |
Chien-Chih Huang, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150279771 | SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF - A semiconductor package and manufacturing method thereof are disclosed. The semiconductor package includes a photosensitive conductive layer, a chip and an encapsulant. The photosensitive conductive layer includes at least one electrically conductive portion and at least one insulating portion. The chip is disposed on the photosensitive conduct layer and electrically coupled the least one electrically conductive portion. The encapsulant covers the chip and the photosensitive conductive layer. | 10-01-2015 |
Chien-Chih Huang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20090298092 | ANALYTICAL SYSTEM, AND ANALYTICAL METHOD AND FLOW STRUCTURE THEREOF - An analytical system includes a working fluid, a uniform dividing unit and a separating unit. The working fluid includes a first component and a second component with different characteristics. The uniform dividing unit is utilized to uniformly divide the working fluid and relatively rotated with respect to a reference axis. Under a capillarity force as well as the result of Coriolis force and siphon force, the first component can be separated from the second component by the separating unit. | 12-03-2009 |
Chien-Chih Huang, Chang-Hwa TW
Patent application number | Description | Published |
---|---|---|
20130008616 | CORDLESS WINDOW CURTAIN - A cordless window curtain has a window curtain rod, a curtain body, lateral rails, a locating rope assembly and an elastic tension component. The reducing guide slots are set at one side of the lateral rails facing the curtain body and connected with the hollow slot. The width of the reducing guide slot must be smaller than that of the lateral rail and the width of the reducing guide slot is preferably between 2 mm and 5.9 mm. Two flanged guide shafts are protruded from both ends of the hollow bottom rod of the curtain body. These two flanged guide shafts are provided with a through-hole for threading of two lower locating sections of the locating rope assembly. The outer end of two flanged guide shafts is inserted into the reducing guide slot, such that the flanged guide shaft can slide vertically along the path of the reducing guide slot. | 01-10-2013 |
Chien-Chih Huang, Taipei TW
Patent application number | Description | Published |
---|---|---|
20130027068 | APPARATUS AND METHOD FOR TESTING OPERATION PERFORMANCE OF AN ELECTRONIC MODULE UNDER SPECIFIED TEMPERATURE - An apparatus includes a predetermined function circuit board having a primary area for accepting an electronic module to be tested, a secondary area coupled electrically with the primary area, and one cooperation electronic module installed on the secondary area and coupled electrically to the electronic module to define a predetermined function circuit. A thermal insulation device is installed in the primary area and is formed with a thermal insulation chamber for accepting the electronic module and thermally insulating the electronic module from the cooperation electronic module. A thermal control chip is disposed to control a testing temperature of the insulation chamber TIC, thereby providing a testing environment. The electronic module is electrically connected to the apparatus upon the predetermined function circuit performs a predetermined function, thereby carrying out the testing of the operation performance of the tested electronic module within the thermal insulation chamber TIC under a specified temperature. | 01-31-2013 |
Chien-Chih Huang, Pingtung TW
Patent application number | Description | Published |
---|---|---|
20130221373 | SOLAR CELL MADE USING A BARRIER LAYER BETWEEN P-TYPE AND INTRINSIC LAYERS - A method for forming a photovoltaic device includes depositing a p-type layer on a substrate. A barrier layer is formed on the p-type layer by exposing the p-type layer to an oxidizing agent. An intrinsic layer is formed on the barrier layer, and an n-type layer is formed on the intrinsic layer. | 08-29-2013 |
20130224900 | SOLAR CELL MADE IN A SINGLE PROCESSING CHAMBER - Methods for forming a photovoltaic device include depositing a p-type layer on a substrate and cleaning the p-type layer by exposing a surface of the p-type layer to a plasma treatment to react with contaminants. An intrinsic layer is formed on the p-type layer, and an n-type layer is formed on the intrinsic layer. | 08-29-2013 |
20160071995 | SOLAR CELL MADE USING A BARRIER LAYER BETWEEN P-TYPE AND INTRINSIC LAYERS - A method for forming a photovoltaic device includes depositing a p-type layer on a substrate. A barrier layer is formed on the p-type layer by exposing the p-type layer to an oxidizing agent. An intrinsic layer is formed on the barrier layer, and an n-type layer is formed on the intrinsic layer. | 03-10-2016 |
Chien-Chih Huang, Pingtung City TW
Patent application number | Description | Published |
---|---|---|
20140124795 | DOUBLE LAYERED TRANSPARENT CONDUCTIVE OXIDE FOR REDUCED SCHOTTKY BARRIER IN PHOTOVOLTAIC DEVICES - A device and method for fabricating a photovoltaic device includes forming a double layer transparent conductive oxide on a transparent substrate. The double layer transparent conductive oxide includes forming a doped electrode layer on the substrate, and forming a buffer layer on the doped electrode layer. The buffer layer includes an undoped or p-type doped intrinsic form of a same material as the doped electrode layer. A light-absorbing semiconductor structure includes a p-type semiconductor layer on the buffer layer, an intrinsic layer and an n-type semiconductor layer. | 05-08-2014 |
20140127853 | DOUBLE LAYERED TRANSPARENT CONDUCTIVE OXIDE FOR REDUCED SCHOTTKY BARRIER IN PHOTOVOLTAIC DEVICES - A device and method for fabricating a photovoltaic device includes forming a double layer transparent conductive oxide on a transparent substrate. The double layer transparent conductive oxide includes forming a doped electrode layer on the substrate, and forming a buffer layer on the doped electrode layer. The buffer layer includes an undoped or p-type doped intrinsic form of a same material as the doped electrode layer. A light-absorbing semiconductor structure includes a p-type semiconductor layer on the buffer layer, an intrinsic layer and an n-type semiconductor layer. | 05-08-2014 |
Chien-Chih Kao, Hsin-Tien TW
Patent application number | Description | Published |
---|---|---|
20110062783 | Portable Electronic Device - A portable electronic device includes a main body and a power supply module. The main body includes a main circuit, a power input port, and a housing. The housing defines a receiving space at a side surface thereof. The main circuit is disposed in the housing; the power input port is located on a wall surface of the receiving space and is connected to the main circuit. The power supply module includes a shell, a power output port formed on the shell, and a battery, a power modulating circuit and a switch received in the shell. The shell is capable of being detachably received in the receiving space of the housing, and when the shell is received in the receiving space the power output port is connected to the power input port on the wall surface of the receiving space. The power modulating circuit modulates alternating current to direct current suitable for the main circuit. The switch selectively connects the power output port to the battery or the power modulating circuit. | 03-17-2011 |
20110063804 | Portable Electronic Device - A portable electronic device includes a main body and a power converter. The main body includes a first housing and a main circuit disposed within the first housing. The main circuit includes a power input end located on a side surface of the first housing. The power converter includes a second housing and a power modulating circuit. A side surface of the second housing is detachably assembled to the side surface of the first housing. The modulating circuit is disposed in the second housing, and includes a power output end and a utility power input end. The power output end is located on the side surface of the second housing, and the utility power input end is located on another side surface of the second housing. The power modulating circuit is capable of modulating utility power from the utility power input end to modulated power suitable for the main circuit, and the modulated power s outputted from the power output end. When the side surface of the second housing is assembled to the side surface of the first housing, the power output end on the second housing is electrically connected to the power input end on the first housing thereby transmitting the modulated power to the main circuit. | 03-17-2011 |
Chien-Chih Kuo, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20100097001 | AUTO-CONTROLLING POWER SAVING SYSTEM FOR SOLAR ENERGY STREET LAMPS - An auto-controlling power saving system for solar energy street lamps includes at least one street lamp, each street lamp having a light source at an upper end thereof; a battery set; at least one solar plate installed at an upper end of the light source for absorbing solar energy; the absorbed solar energy being converted into electric power which is transferred to the light source for lighting up the light source or is stored in the battery set; a main controller for controlling all electric powers of the elements of the system for power management; the main controller controlling actuation, de-actuation and illumination of all street lamps; the main controller being connected to the battery sets of the street lamps and the related elements used; the main controller having a plurality of power control modes for power management and illumination control of the street lamps. | 04-22-2010 |
20100097793 | POWER SAVING STREETLAMP DEVICE - A power saving streetlamp device comprises a reflecting mask having a hopper shape with a small upper opening and a large lower opening; a lamp tube having a longer longitudinal side and a shorter transversal side; and a lamp seat having a receiving space for receiving one end of the longitudinal side of the lamp tube; the lamp seat being retained to the small opening of the reflecting mask; light emitted from the lamp tube will incident to inner walls of the reflecting mask and then reflected by the wall to transfer downwards. | 04-22-2010 |
20110254458 | OUTPUT CONTROLLABLE FREQUENCY MODULATION ELECTRONIC BALLAST - An output controllable frequency modulation electronic ballast includes a first stage for converting AC current into DC current and boosting of voltage; a buck DC-DC converter; a transistor of the buck DC-DC converter having an input end which is selected from a gate for MOSFET and a base for a bipolar transistor; and a PWM controller connected between the input end of the buck DC-DC converter and an output end of the lamp body; a frequency controllable oscillator being connected to the PWM controller for providing variable frequency to the PWM controller as a base band signals of the PWM controller; and an oscillation controlling processor being connected to the frequency controller oscillator for generating instructions to change the oscillation frequency of the frequency controller oscillator and thus to adjust the modulation frequency of the output of the PWM controller. | 10-20-2011 |
20110273097 | AMP CONTROL SYSTEM BY CONTROLLING OUTPUTS OF A BUCK DC-DC CONVERTER - A lamp control system includes at least one lamp structure; comprising: a lamp body; a ballast connected to the lamp body; the ballast including: a first stage for converting AC current into DC current and boosting of voltage; a buck DC-DC converter; a transistor of the buck DC-DC converter having an input end; a PWM controller being installed between an output end of the lamp body and the input end of the transistor; a frequency controllable oscillator being connected to the PWM controller and an oscillation controlling processor being connected to the frequency controller oscillator for generating instructions to change the oscillation frequency of the oscillator and thus to adjust the modulation frequency of the PWM controller; sensors about voltages, currents, and illuminations are installed for light strength control, temperature control, auto-turning on and off of the HID lamp, power control and time and illumination control. | 11-10-2011 |
Chien-Chih Lai, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20150250339 | PAPER CONTAINER - A paper container includes a body and a contact layer. The body includes a bottom wall and a side wall. The side wall includes a covering portion and a supporting portion. An end of the covering portion surrounds the bottom wall so as to form an interior space. The supporting portion is integrally connected with the end of the covering portion and extends outwardly. The contact layer surrounds the covering portion. The contact layer includes a rugged inner surface and a fiat outer surface. The rugged inner surface includes a plurality of protruding portions formed thereon, and the protruding portions are adhered to the covering portion so as to form a plurality of air channels between the covering portion and the contact layer. | 09-10-2015 |
Chien-Chih Lee, Hsi-Chih City TW
Patent application number | Description | Published |
---|---|---|
20090231059 | ANTENNA FEED COPLING STRUCTURE OF A DUPLEXER - An antenna feed coupling structure of a duplexer is disclosed to include a base defining a detoured resonance cavity and a T-shaped feed-in cavity perpendicularly intersecting the resonance cavity and a signal input port in connection with the head of the feed-in cavity, a cover closing the base, and adjustment rods mounted in the base and suspending in the resonance cavity and the feed-in cavity. The adjustment rods include two feed-in adjustment rods and two coupling structure adjustment rods suspending in the intersected area between the resonance cavity and the feed-in cavity and respectively kept in horizontal and in vertical relative to the resonance cavity and rotatable inwards and outwards to adjust the feed-in amount and coupling structure amount of the antenna feed coupling structure respectively. | 09-17-2009 |
Chien-Chih Lee, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20160079239 | SERIES-CONNECTED TRANSISTOR STRUCTURE AND METHOD OF MANUFACTURING THE SAME - A series-connected transistor structure includes a first source, a first channel-drain structure, a second channel-drain structure, a gate dielectric layer, a gate, a first drain pad and a second drain pad. The first source is over a substrate. The first channel-drain structure is over the first source and includes a first channel and a first drain thereover. The second channel-drain structure is over the first source and substantially parallel to the first channel-drain structure and includes a second channel and a second drain thereover. The gate dielectric layer surrounds the first channel and the second channel. The gate surrounds the gate dielectric layer. The first drain pad is over and in contact with the first drain. The second drain pad is over and in contact with the second drain, in which the first drain pad and the second drain pad are separated from each other. | 03-17-2016 |
Chien-Chih Lee, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20130015449 | PIXEL STRUCTURE AND METHOD OF FABRICATING THE SAMEAANM Lee; Chien-ChihAACI Hsin-ChuAACO TWAAGP Lee; Chien-Chih Hsin-Chu TWAANM Shen; Pei-YiAACI Hsin-ChuAACO TWAAGP Shen; Pei-Yi Hsin-Chu TWAANM Cheng; Ching-YangAACI Hsin-ChuAACO TWAAGP Cheng; Ching-Yang Hsin-Chu TWAANM Huang; Shu-MingAACI Hsin-ChuAACO TWAAGP Huang; Shu-Ming Hsin-Chu TW - The present invention provides a pixel structure including a substrate, a patterned electrode disposed on the substrate, a first insulating layer disposed on the patterned electrode, a common electrode disposed on the first insulating layer, a second insulating layer disposed on the common electrode, and a drain disposed on the second insulating layer. The first insulating layer has a first through hole, and the second insulating layer has a second through hole. The drain includes a first portion electrically connected to the patterned electrode via the first through hole and the second through hole, and a second portion extending onto the common electrode. The common electrode is coupled with the patterned electrode to form a first storage capacitor and is coupled with the second portion to form a second storage capacitor. | 01-17-2013 |
20130323889 | METHOD OF FABRICATING PIXEL STRUCTURE - The present invention provides a pixel structure including a substrate, a patterned electrode disposed on the substrate, a first insulating layer disposed on the patterned electrode, a common electrode disposed on the first insulating layer, a second insulating layer disposed on the common electrode, and a drain disposed on the second insulating layer. The first insulating layer has a first through hole, and the second insulating layer has a second through hole. The drain includes a first portion electrically connected to the patterned electrode via the first through hole and the second through hole, and a second portion extending onto the common electrode. The common electrode is coupled with the patterned electrode to form a first storage capacitor and is coupled with the second portion to form a second storage capacitor. | 12-05-2013 |
Chien-Chih Liao, Taichung City TW
Patent application number | Description | Published |
---|---|---|
20140112603 | HYDROSTATIC RAIL GUIDE - A hydrostatic rail guide includes a guide rail, a guide carriage, a hydrostatic supply device, a measurement device and a controller. The guide carriage is hydrostatically mounted on the guide rail and has a hydrostatic channel filled with oil. The oil keeps the guide carriage and the guide rail at a gap. The hydrostatic supply device is adapted for supplying the oil to the hydrostatic channel and adjusting the pressure of the oil. The measurement device is installed on the guide carriage and adapted for detecting the gap between the guide carriage and the guide rail and for producing a distance signal of the measured gap. The controller is connected to the hydrostatic supply device and the measurement device. The controller is adapted for controlling the hydrostatic supply device, based on the distance signal, in order to adjust the hydrostatic pressure of the oil after being pressurized. | 04-24-2014 |
20140349824 | TOOL CHANGE DEVICE - The present invention relates to a tool change device, which comprises: a base, being arranged for enabling the same to move reciprocatingly between a first position and a second position; a guiding block, formed with a first engaging part and a second engaging part that are serially connected to each other; a lever, formed with a pivot point, a first end and a second end that are arranged opposite to each other while allowing the pivot point to be arranged therebetween; and a spindle, configured with a drive mechanism to be used for connecting the spindle to a tool, being disposed mounting on the base for allowing the same to move in synchronization with the reciprocating movement of the base; wherein, the lever is pivotally coupled to the base by the pivot point thereof for enabling the lever to move in synchronization with the reciprocating movement of the base. | 11-27-2014 |
Chien-Chih Liao, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20160005926 | OPTOELECTRONIC DEVICE AND METHOD FOR MANUFACTURING THE SAME - An optoelectronic device, comprising: a first semiconductor layer comprising four boundaries, a corner formed by two of the neighboring boundaries, a first surface, and a second surface opposite to the first surface; a second semiconductor layer formed on the first surface of the first semiconductor layer; a second conductive type electrode formed on the second semiconductor layer; and two first conductive type electrodes formed on the first surface, wherein the first conductive type electrodes are separated and formed a pattern. | 01-07-2016 |
Chien-Chih Liao, Chutung TW
Patent application number | Description | Published |
---|---|---|
20150294034 | MACHINE TOOL DESIGN METHOD AND MACHINE TOOL DESIGN SYSTEM - A machine tool design method includes: receiving a finite element model of tool-spindle system including a cutting tool, a working spindle speed range, and a target cutting depth; providing a simplified finite element model of main frames of machine tool and initializing its configuration parameters including an equivalent stiffness and an equivalent mass; combining the simplified finite element model of main frames of machine tool with the finite element model of tool-spindle system to construct an equivalent machine tool model; according to a response of the configuration parameters, proceeding a cutting stability prediction of the equivalent machine tool model, and computing an objective function value based on a predicted result; and determining whether the objective function value meets a preset design requirement, if yes, employing the configuration parameters to be references to design a machine tool, if not, updating the configuration parameters and proceeding the cutting stability prediction again. | 10-15-2015 |
Chien-Chih Liao, Miao-Ii City TW
Patent application number | Description | Published |
---|---|---|
20150192616 | Method of Test Probe Alignment Control - A system and method for aligning a probe, such as a wafer-level test probe, with wafer contacts is disclosed. An exemplary method includes receiving a wafer containing a plurality of alignment contacts and a probe card containing a plurality of probe points at a wafer test system. A historical offset correction is received. Based on the historical offset correct, an orientation value for the probe card relative to the wafer is determined. The probe card is aligned to the wafer using the orientation value in an attempt to bring a first probe point into contact with a first alignment contact. The connectivity of the first probe point and the first alignment contact is evaluated. An electrical test of the wafer is performed utilizing the aligned probe card, and the historical offset correction is updated based on the orientation value. | 07-09-2015 |
Chien-Chih Liao, Jung-He City TW
Patent application number | Description | Published |
---|---|---|
20090105857 | METHOD OF AUTOMATIC PLAYLIST CREATION ON MULTIMEDIA PLAYER - A multimedia player capable of automatically creating a play list and a method thereof are described. The play lists corresponding to a variety of time segments are created according to time segments in a time period. The multimedia player creates a play list for a certain time segment according to a number of times that songs are completely played and a playback mode of the songs. When the multimedia player works in a same time segment in another time period, the multimedia player loads the play list of the previous time segment, and applies the playback mode previously set for each of the songs to the corresponding song. | 04-23-2009 |
Chien-Chih Liao, Miao-Li City TW
Patent application number | Description | Published |
---|---|---|
20130335109 | METHOD OF TEST PROBE ALIGNMENT CONTROL - A system and method for aligning a probe, such as a wafer-level test probe, with wafer contacts is disclosed. An exemplary method includes receiving a wafer containing a plurality of alignment contacts and a probe card containing a plurality of probe points at a wafer test system. A historical offset correction is received. Based on the historical offset correct, an orientation value for the probe card relative to the wafer is determined. The probe card is aligned to the wafer using the orientation value in an attempt to bring a first probe point into contact with a first alignment contact. The connectivity of the first probe point and the first alignment contact is evaluated. An electrical test of the wafer is performed utilizing the aligned probe card, and the historical offset correction is updated based on the orientation value. | 12-19-2013 |
Chien-Chih Lin, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150294874 | DEVICE AND METHOD OF FABRICATING A SEMICONDUCTOR DEVICE HAVING A T-SHAPE IN THE METAL GATE LINE-END - A method of fabricating a metal gate structure in a semiconductor device is disclosed. The method comprises removing a dummy poly gate, removing IL oxide and STI using a dry etch process and a wet lateral etch process to form a T-shape void in the semiconductor device, and depositing metal gate material in the T-shape void to form a T-shape structure in a metal gate line-end. A semiconductor device fabricated from a process that included the removal of a dummy poly gate is disclosed. The semiconductor device comprises an OD fin and a metal gate fabricated above a section of the OD fin and adjacent to a side section of the OD fin. The metal gate has a T-shape structure in a metal gate line-end. The T-shape structure was formed by removing IL oxide and STI using a dry and a wet lateral etch process to form a T-shape void. | 10-15-2015 |
Chien-Chih Lin, Changhua TW
Patent application number | Description | Published |
---|---|---|
20130219669 | Loop Suspension System - A suspension system has a housing with an elongated aperture that has first and second coaxial aperture portions. The second aperture portion has a dimension that diminishes along an axis. A unidirectional clutch is contained within the elongated aperture, and is provided with first and second axially aligned clutch portions. The second clutch portion has a dimension that diminishes along an axis of the first unidirectional clutch arrangement. A gripper ball is disposed in the second clutch portion and communicates with the second aperture portion of the housing. The gripper ball is urged toward the axis of the first unidirectional clutch arrangement to grip a cable. A spring resiliently urges the first unidirectional clutch arrangement toward the second aperture portion. An end cap with an aperture is affixed to the first coaxial aperture portion for forming a back stop for the spring. | 08-29-2013 |
Chien-Chih Lin, Taipei TW
Patent application number | Description | Published |
---|---|---|
20120140380 | JUNCTION BOX, ENERGY SYSTEM AND METHOD FOR CONTROLLING THE SAME - A junction box for connecting a power supply unit is disclosed. The junction box includes a first connection terminal, a second connection terminal, a serial carrier interface module, and a control module. The first connection terminal and the second terminal are utilized to connect the junction box and another junction box in a serial connection. The serial carrier interface module is electrically coupled to the first connection terminal and the second connection terminal for the transmission of a carrier and a DC power, which is provided from the power supply unit. The control module is electrically coupled to the serial carrier interface module for receiving the carrier and for controlling of the transmission of the DC power according to the carrier. A power system which employs the junction boxes and a method for controlling the power system are also disclosed. | 06-07-2012 |
20130120953 | JUNCTION BOX, POWER SYSTEM AND METHOD FOR CONTROLLING THE SAME - A junction box for connecting a power supply unit is disclosed. The junction box includes a first connection terminal, a second connection terminal, a first signal connection terminal, a second signal connection terminal, and a switching module. The first and second connection terminals are utilized to transmit a DC power provided by the power supply unit. The first and second signal connection terminals are utilized to transmit a control signal. The switching module controls the electrically coupling relationship between the first connection terminal and the second terminal according to the control signal. A power system which employs the junction boxes and a method for controlling the power system are also disclosed. | 05-16-2013 |
Chien-Chih Lin, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20140140210 | NETWORK SYSTEM AND LOAD BALANCING METHOD - The load balancing method includes: receiving identify information of the nodes to construct a network topology diagram and receiving support rates of connection ports through a controller; monitoring average data rates of the connection ports through the controller; when the average data rate of one of the connection ports is in excess of a congestion criteria, searching a packet flow with the highest data rate among packet flows passing through the connection port of which the average data rate is in excess of the congestion criteria through the controller; and performing a shortest path first algorithm according to the packet flow with the highest data rate and the network topology diagram, wherein the computed connection ports do not include the connection port of which the average data rate is in excess of the congestion criteria; and a new transmitting path is acquired. | 05-22-2014 |
20140140216 | NETWORK SYSTEM AND ROUTING METHOD - The routing method includes: receiving identification information of nodes to construct a network topology diagram and receiving support rates of connection ports through a controller; monitoring data rates of the connection ports through the controller; receiving a route planning request through the controller; separately calculating costs of links according to the data rates of the connection ports and the support rates of the connection ports after receiving the route planning request through the controller; searching a plurality of candidate paths between a source-destination pair according to the route planning request and the network topology diagram through the controller; summing the costs of links passed by each candidate path to acquire a sum of link-cost of each candidate path through the controller; and, selecting one of the candidate paths with the smallest sum of link-cost as a packet transmitting path between the source-destination pair through the controller. | 05-22-2014 |
20140355612 | NETWORK SYSTEM AND ROUTING METHOD - A network system and a routing method are disclosed herein. The routing method includes receiving a route planning request corresponding to a packet flow; calculating a corresponding value according to the route planning request; comparing the corresponding value with a plurality of matching values stored in a storage space; and under a condition that the corresponding value matches a corresponding one of the matching values, acquiring an assigning path stored in the storage and routing the packet flow along the assigning path. | 12-04-2014 |
Chien-Chih Lin, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20150019852 | VERIFICATION METHOD FOR SYSTEM EXECUTION ENVIRONMENT - The present invention provides a verification method for system execution environment. According to the present invention, at least an algorithm is used for operating a basic input/output system (BIOS) and loaded program check information, a first characteristic code and operation system check information, a second characteristic code and file system check information, a third characteristic system library check information, and a fourth characteristic code and application program check information for acquiring the first to fifth characteristic codes. After verifying the first to fourth characteristic codes, unlocking a storage, loading an operational system, loading a file system, and loading a system library are executed. After all characteristic codes have passed verification, the application program is executed. Thereby, whether the execution environment for the system or program is reliable can be confirmed. | 01-15-2015 |
Chien-Chih Lin, Tu-Cheng TW
Patent application number | Description | Published |
---|---|---|
20120311577 | SYSTEM AND METHOD FOR MONITORING VIRTUAL MACHINE - A remote computer and method monitors a resource utilization rate of a cloud server of a datacenter. The remote computer obtains a resource utilization rate of each of virtual machines installed in the cloud server. The remote computer calculates the resource utilization rate of the cloud server according to the resource utilization rate of each of the virtual machines. The remote computer transfers one or more virtual machines from the cloud server to other cloud servers until the resource utilization rate of the cloud server is equal to or less than the predetermined resource utilization rate. | 12-06-2012 |
20130024859 | CONTROL COMPUTER AND DATA ACCESSING METHOD - A method for accessing attribute data of virtual machines using a control computer. The method generates a control command for accessing the virtual machines of a host computer, determines a command type of the control command, obtains attribute data of a first type of the virtual machines from a database of the control computer if the command type is a first type and the control command is a data query command. The method transmits the control command to a virtual machine manager of the host computer if the command type is a second type, and receives attribute data of a second type of the virtual machines returned from the virtual machine manager of the host computer. | 01-24-2013 |
20130024860 | CONTROL COMPUTER AND METHOD FOR MANAGING POWER USING THE SAME - In a method for managing power of host computers using a control computer, the method generates a power management command, groups virtual machines installed in the host computers at a first time if the power management command is a first type, to obtain a first group of the virtual machines. The method further relocates the virtual machines in the host computers based on the first group of the virtual machines, and closes idle host computers. Closed host computers are powered on if the power management command is the second type, all the virtual machines at a second time are grouped, to obtain a second group of the virtual machines. The virtual machines are relocated into each host computer based on the second group of the virtual machines. | 01-24-2013 |
Chien-Chih Lin, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120319243 | BIPOLAR JUNCTION TRANSISTOR - In accordance with one embodiment, the present invention provides a bipolar junction transistor including an emitter region; a base region; a first isolation between the emitter region and the base region; a gate on the first isolation region and overlapping at least a portion of a periphery of the emitter region; a collector region; and a second isolation between the base region and the collector region. | 12-20-2012 |
20130147560 | LOW NOISE AMPLIFIER WITH BACK-TO-BACK CONNECTED DIODES AND BACK-TO-BACK CONNECTED DIODE WITH HIGH IMPEDANCE THEREOF - A low noise amplifier with back-to-back connected diodes and a back-to-back connected diode with high impedance thereof are provided. The low noise amplifier includes a first operational amplifier (OP) and at least two first back-to-back connected diodes. The back-to-back connected diode with high impedance is formed from at least one MOS FET operated within a cut-off region. The first back-to-back connected diodes are connected electrically between the first input end and the first output end, and between the second input end and the second output end, of the first OP respectively. By the implementation of the present invention, the low noise amplifier is not only low noise, but also with low energy consumption, high stability, low circuitry complexity, and easily controlled manufacturing process. | 06-13-2013 |
20140070416 | GUARD RING STRUCTURE AND METHOD FOR FORMING THE SAME - A guard ring structure is provided, including a semiconductor substrate with a circuit region encircled by a first ring and a second ring. In one embodiment, the semiconductor substrate has a first dopant type, and the first and second ring respectively includes a plurality of separated first doping regions formed in a top portion of the semiconductor substrate, having a second dopant type opposite to the first conductivity type, and an interconnect element formed over the semiconductor substrate, covering the first doping regions. | 03-13-2014 |
20140217601 | SEMICONDUCTOR DEVICE - The present invention provides a semiconductor device. The semiconductor device comprises: a metal pad and a first specific metal layer routing. The metal pad is positioned on a first metal layer of the semiconductor device. The first specific metal layer routing is formed on a second metal layer of the semiconductor device, and directly under the metal pad. | 08-07-2014 |
20150228763 | NON-PLANAR FIELD EFFECT TRANSISTOR HAVING A SEMICONDUCTOR FIN AND METHOD FOR MANUFACTURING - A method for manufacturing a semiconductor device includes forming two isolation structures in a substrate to define a fin structure between the two isolation structures in the substrate. A dummy gate and spacers are formed bridging the two isolation structures and over the fin structure. The two isolation structures are etched with the dummy gate and the spacers as a mask to form a plurality of slopes under the spacers in the two isolation structures. A gate etch stop layer is formed overlying the plurality of slopes. The dummy gate and the two isolation structures beneath the dummy gate are removed to create a cavity confined by the spacers and the gate etch stop layer. A gate is then formed in the cavity. | 08-13-2015 |
20150340475 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE - A method for manufacturing a semiconductor device includes forming two isolation structures in a substrate to define a fin structure between the two isolation structures in the substrate. A dummy gate and spacers are formed bridging the two isolation structures and over the fin structure. The two isolation structures are etched with the dummy gate and the spacers as a mask to form a plurality of slopes under the spacers in the two isolation structures. A gate etch stop layer is formed overlying the plurality of slopes. The dummy gate and the two isolation structures beneath the dummy gate are removed to create a cavity confined by the spacers and the gate etch stop layer. A gate is then formed in the cavity. | 11-26-2015 |
Chien-Chih Liu, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20150102986 | DISPLAY APPARATUS AND FLICKER PREVENTION METHOD - The display apparatus includes a LCD panel, a power module, a driving module, and a switch unit. The LCD panel includes several pixels. The power module is turned on to provide an operation voltage to the driving module based on a start signal. The power module includes a voltage stabilizing capacitor. The driving module includes a gate driver and a discharge resistor. The discharge resistor is connected between the voltage stabilizing capacitor and a ground terminal. The switch unit is electrically connected between the voltage stabilizing capacitor and the discharge resistor. When the switch unit is conducted, the voltage stabilizing capacitor is electrically connected to the discharge resistor through the switch unit, and residual electric charges in the voltage stabilizing capacitor are released to the ground terminal through the discharge resistor. | 04-16-2015 |
Chien-Chih Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150036285 | COVER FOR ELECTRONIC DEVICE AND METHOD FOR MANUFACTURING THE SAME - A cover for an electronic device includes a main portion and a border portion beside the main portion. The border portion includes a transparent substrate and a adhesive layer. The transparent substrate defines at least one through hole. The adhesive layer is adhered to an inner wall of the at least one through hole. | 02-05-2015 |
20150036286 | COVER FOR ELECTRONIC DEVICE AND METHOD FOR MANUFACTURING THE SAME - A cover for an electronic device includes a transparent portion and a non-transparent portion beside the transparent portion. The transparent portion defines a display area of the electronic device. The non-transparent portion defines a non-display area of the electronic device beside the display area. The non-transparent portion includes a transparent substrate integrated with the transparent portion. A plurality of through holes are defined on the transparent substrate. | 02-05-2015 |
20150036845 | COVER AND ELECTRONIC DEVICE HAVING SAME - An electronic device includes a speaker, and a cover covering the speaker. The cover includes a transparent main portion, and a non-transparent border portion. The non-transparent border portion includes a substrate integrated with the transparent main portion. The substrate of the border portion defines a plurality of through holes corresponding to the speaker to transmit sound output from the speaker. | 02-05-2015 |
Chien-Chih Lu, Gueiren Township TW
Patent application number | Description | Published |
---|---|---|
20090014403 | Liquid and air flow dividing arrangement for baby bottle - A liquid and air flow dividing arrangement for baby bottle, comprising a bottle body, a nipple and a cover, and a plurality of check valve being provided on the base of the nipple, wherein said liquid and air flow dividing arrangement includes: a disk body fixed between the base of the nipple and the bottle opening by the fastening of the cover, which has a first sleeve provided on the outer side end to insert within the bottle opening of the bottle body and a second sleeve provided on the inner side end to insert on the inner side of the nipple, a recess being formed between the first sleeve and the second sleeve for receiving the check valve; and a pair of branched pipes extended from the side wall of the second sleeve in the center direction, each branched pipe having an air inlet hole communicated with the recess, both branched pipes being combined at the inside to form an air vent pipe extending towards the bottom of the bottle. The milk liquid during the baby feeding moves from the bottle body along one flow passage M, simultaneously the air enters from the other flow passage A into the bottle for quick supplement so as to balance the internal pressure. The interior of the baby bottle thus maintains a positive pressure all the time, so that the baby can suck milk smoothly without much effort. | 01-15-2009 |
Chien-Chih Lu, Kansan Township TW
Patent application number | Description | Published |
---|---|---|
20090183540 | PICKUP-TRUCK TAILBOARD LOCK - A tailboard lock includes a main body having one side bored with two insert holes and a lateral hole crossing with the insert holes, a lock core received in the main body and having one end combined with interacting engage members, a positioning casing provided with a cover with a slide lid, a shackle having two rods connected by a curved member and having their inner surface cut with plural fitting notches, and a protective cover covered around the positioning casing and the cover. In using, the shackle is fitted around the pivot of a pickup-truck tailboard, and after the tailboard is pivotally assembled on the truck body, the two rods are inserted in the insert holes of the main body. Then, the lock core is turned to have the interacting engage members extended to fitting in one of the fitting notches of the lock rods, thus firmly locking the tailboard. | 07-23-2009 |
Chien-Chih Sung, Taichung TW
Patent application number | Description | Published |
---|---|---|
20080305579 | Method for fabricating semiconductor device installed with passive components - A method for fabricating a semiconductor device installed with passive components is provided. The method includes: having at least a passive component make a bridge connection between a ground circuit and a power circuit of each of a plurality of substrate units; electrically connecting a conductive circuit on a cutting path between substrate units to the ground circuit and the power circuit, and forming a short circuit loop; or electrically connecting the conductive circuit on the cutting path between the substrate units to the power circuit and the ground circuit via bonding wires, and forming a short circuit loop; or applying a wire bonding machine to form a stud bump on the power circuit, and then forming a short circuit loop via the power circuit and ground loop of the wire bonding machine; therefore, via the short circuit loop, the passive component is capable of releasing electricity filled therein from previous plasma clean process of substrate units and chips; and grounding the chips and the substrate units and electrically connecting powers and signals to prevent the chips from being damaged due to sudden current impulses resulting from the discharging of the passive components when the passive components are electrically connected to the chips. | 12-11-2008 |
Chien-Chih Wang, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20130271948 | ADJUSTABLE BACK-LIGHTING STRUCTURE FOR A KEYBOARD - An adjustable back-lighting structure for a keyboard includes a light guide panel having vertical peripheral edges and at least one light entering surface; and a surrounding edge made of plastic or chemical macromolecule compound material, having a connecting interface tightly bonded with the vertical peripheral edges of the light guide panel. The connecting interface can generates the feedback beam B | 10-17-2013 |
Chien-Chih Yang, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20120198040 | REMOTE INFORMATION COMMUNICATION SYSTEM AND LINKING METHOD THEREOF - A remote information communication system comprises an administration server, at least one linking server and at least one remote device. The linking method of the remote information communication system comprises steps of: the administration server authenticating the remote device and linking server; the proximal device requesting the administration server to find out a specified remote device; the administration server responding an address of the linking server for establishing a link with the specified remote device; the proximal device linking with the linking server through the address responded from the administration server to find out the specified remote device via the linking server; and the linking server establishing a link between the proximal device and the specified remote device. | 08-02-2012 |