Kim, Cupertino
Anthony Young Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20090263977 | SELECTIVE FUNCTIONALIZATION OF DOPED GROUP IV SURFACES USING LEWIS ACID/LEWIS BASE INTERACTION - A method of selectively attaching a capping agent to a Group IV semiconductor surface is disclosed. The method includes providing the Group IV semiconductor surface, the Group IV semiconductor surface including a set of covalently bonded Group IV semiconductor atoms and a set of surface boron atoms. The method also includes exposing the set of boron atoms to a set of capping agents, each capping agent of the set of capping agents having a central atom and a set of functional groups, wherein the central atom includes at least a lone pair of electrons; wherein a complex is formed between at least some surface boron atoms of the set of surface boron atoms and the central atom of at least some capping agents of the set of capping agents. | 10-22-2009 |
20110092078 | SELECTIVE FUNCTIONALIZATION OF DOPED GROUP IV NANOPARTICLE SURFACES USING LEWIS ACID/LEWIS BASE INTERACTION - A method of selectively attaching a capping agent to a Group IV semiconductor surface is disclosed. The method includes providing the Group IV semiconductor surface, the Group IV semiconductor surface including a set of covalently bonded Group IV semiconductor atoms and a set of surface boron atoms. The method also includes exposing the set of boron atoms to a set of capping agents, each capping agent of the set of capping agents having a central atom and a set of functional groups, wherein the central atom includes at least a lone pair of electrons; wherein a complex is formed between at least some surface boron atoms of the set of surface boron atoms and the central atom of at least some capping agents of the set of capping agents. | 04-21-2011 |
Beom Soo Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20120009347 | PRECISE TEMPERATURE CONTROL FOR TEOS APPLICATION BY HEAT TRANSFER FLUID - Embodiments of the invention generally provide a mixing block for mixing precursors and/or cleaning agent which has the advantage of maintaining the temperature and improving the mixing effect of the precursors, cleaning agent or the mixture thereof to eliminate the substrate-to-substrate variation, thereby providing improved process uniformity. | 01-12-2012 |
20140170785 | MASK MANAGEMENT SYSTEM AND METHOD FOR OLED ENCAPSULATION - A system and method for encapsulating an organic light-emitting diode (OLED) device by enabling a substrate and a plurality of masks to be efficiently received into a vacuum processing environment, transferred between one or more process chambers for the deposition of encapsulating layers, and removed from the processing system. A method of encapsulating an organic light-emitting diode (OLED) device includes positioning one or more masks over a substrate to deposit encapsulating layers on an OLED device disposed on the substrate. A processing system for encapsulating an organic light-emitting diode (OLED) device includes one or more transfer chambers, one or more load lock chambers coupled to each transfer chamber and operable to receive a mask into a vacuum environment, and one or more process chambers coupled to each transfer chamber and operable to deposit an encapsulating layer on a substrate. | 06-19-2014 |
Beomsup Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20080219199 | WCDMA device and method for discontinuous reception for power saving in idle mode and flexible monitoring of neighboring cells - A WCDMA enabled user equipment device configured to have functions collectively or selectively idle to conserve power. A discontinuous receiver is used to detect and read network messages and report the messages to the computer within the WCDMA enabled user equipment device. The computer then activates functions previously powered down to receive incoming messages for the user of the device. The discontinuous receiver is also used when the device is active to read network messages, freeing a modem of the device to operate on user messaging; and therefore, enhancing user related performance. | 09-11-2008 |
20080219200 | WCDMA device and method for discontinuous reception for power saving in idle mode and flexible monitoring of neighboring cells - A WCDMA enabled user equipment device configured to have functions collectively or selectively idle to conserve power. A discontinuous receiver is used to detect and read network messages and report the messages to the computer within the WCDMA enabled user equipment device. The computer then activates functions previously powered down to receive incoming messages for the user of the device. The discontinuous receiver is also used when the device is active to read network messages, freeing a modem of the device to operate on user messaging; and therefore, enhancing user related performance. | 09-11-2008 |
20080220796 | WCDMA device and method for discontinuous reception for power saving in idle mode and flexible monitoring of neighboring cells - A WCDMA enabled user equipment device configured to have functions collectively or selectively idle to conserve power. A discontinuous receiver is used to detect and read network messages and report the messages to the computer within the WCDMA enabled user equipment device. The computer then activates functions previously powered down to receive incoming messages for the user of the device. The discontinuous receiver is also used when the device is active to read network messages, freeing a modem of the device to operate on user messaging; and therefore, enhancing user related performance. | 09-11-2008 |
20080273552 | METHODS AND APPARATUSES FOR MULTIMODE BLUETOOTH AND WLAN OPERATION CONCURRENTLY - A wideband telecommunications device with narrow band support. The device may be a receiver having a wireless interface configured to receive combined first and second signals, the first signal having data in a first frequency band and the second signal having data in a second frequency band wider than the first frequency band, wherein the first frequency band is within the second frequency band. The receiver may also be a processing system configured to recover the data in the first signal from the combined first and second signals. The device may be a transmitter having a first signal source configured to provide a first signal having data in a first frequency band; a second signal source having a second frequency band, the first frequency band being within a sub-band of the second frequency band, wherein the second signal source is configured to provide a second signal having data in the second frequency band with no data in the sub-band of the second frequency band, a processing system configured to combine the first and second signals, and a wireless interface configured to transmit the combined first and second signal. | 11-06-2008 |
20100041385 | CONFIGURABLE WIRELESS INTERFACE - A multistandard RF transceiver is disclosed that may optionally include selectable mixers; selectable amplifiers; a configurable analog filter; and a configurable analog to digital converter. The multistandard RF transceiver may also include a data interface for sending data to a host controller and a control interface for receiving configuration commands from the host controller. The configuration commands identify a wireless standard that is to be implemented by the RF receiver. An RF processor processes an RF signal wherein the processed RF signal is output to the host controller on the data interface. | 02-18-2010 |
20110299510 | ANTENNA SHARING FOR RADIO FREQUENCY SIGNALS IN SAME FREQUENCY BANDS - A wireless device for receiving composite signals is disclosed. The wireless device includes an antenna. The wireless device also includes a first amplifier coupled to the antenna. The wireless device further includes a second amplifier coupled to the antenna. The wireless device also includes a first receiver. The wireless device further includes a second receiver. The wireless device also includes a first switch that couples the first receiver to the output of either the first amplifier or the second amplifier. The wireless device further includes a second switch that couples the second receiver to the output of either the first amplifier or the second amplifier. | 12-08-2011 |
20130029611 | CONFIGURABLE WIRELESS INTERFACE - A multistandard RF transceiver is disclosed that may optionally include selectable mixers; selectable amplifiers; a configurable analog filter; and a configurable analog to digital converter. The multistandard RF transceiver may also include a data interface for sending data to a host controller and a control interface for receiving configuration commands from the host controller. The configuration commands identify a wireless standard that is to be implemented by the RF receiver. An RF processor processes an RF signal wherein the processed RF signal is output to the host controller on the data interface. | 01-31-2013 |
20130040583 | CLOCK SHARING BETWEEN CORES ON AN INTEGRATED CIRCUIT - An integrated circuit is described. The integrated circuit includes a global positioning system core that generates a GPS clock signal using an inductor-capacitor voltage controlled oscillator. The integrated circuit also includes a transceiver core configured to use the GPS clock signal. The transceiver core may not include a voltage controlled oscillator. | 02-14-2013 |
20150257022 | Enhancing Data Throughput Using Multiple Receivers - An apparatus includes a first low noise amplifier (LNA) in a first receive path. The apparatus further includes receive circuitry in the first receive path. The receive circuitry is configured to receive an output of the first LNA and to receive an output of a second LNA within a second receive path. | 09-10-2015 |
Byoung Woon Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130191570 | MULTI-MEDIA USB DATA TRANSFER OVER DIGITAL INTERACTION INTERFACE FOR VIDEO AND AUDIO (DiiVA) - A system for delivering USB data over a DiiVA network may include a USB host controller, at least one USB device, a first DiiVA device connected to the USB host controller through an upstream USB port, a second DiiVA device connected to the USB device through a downstream USB port; and a network configured to transfer data between the first DiiVA device and the second DiiVA device according to USB protocol through a DiiVA bi-directional hybrid link in the network. The network is responsive to the USB host controller to deliver contents for the USB protocol through at least one line state information packet and at least one USB data packet transmitted through the hybrid link between the upstream USB port and the downstream USB port. | 07-25-2013 |
20130191872 | VIDEO MANAGEMENT AND CONTROL IN HOME MULTIMEDIA NETWORK - A system may include a video link and a hybrid link that connects a transmitting device to the receiving device, and at least one intermediate hop between the transmitting device and the receiving device. The intermediate hop may be configured to relay video content from the video source to the video sink through the hybrid link using one or more data relay modes. The hybrid link may be configured to perform hybrid link control signaling (HLCS) to manage a physical layer of the hybrid link. The video link between the video source and the video sink may be configured to transmit a video stream the from video source to the video sink over one or more video lanes. A video link training may be implemented for the video link and the hybrid link. | 07-25-2013 |
Christine Jisook Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20150142569 | SYSTEMS AND METHODS FOR ACCESSING SHOPPING CENTER SERVICES USING A PORTABLE ELECTRONIC DEVICE - This is directed to systems and methods for enhancing a user's experience at a shopping center. In some embodiments, an integrated application available on an electronic device can provide information for promotional and available sales of goods and services, allow a user to browse and search through available content providers of the shopping center, such as parking, restaurants, and clothing stores, to purchase content based on the personal needs of a user. In some embodiments, an application available on an electronic device can check for the availability of particular items and show ratings or reviews for stores carrying the items. In some embodiments, In particular, the integrated application can provide a “heat map” to indicate popular areas of or items in a mall. | 05-21-2015 |
David Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20110122687 | TECHNIQUES FOR REDUCING DISTURBANCE IN A SEMICONDUCTOR DEVICE - Techniques for reducing disturbance in a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device having reduced disturbance. The semiconductor memory device may comprise a plurality of memory cells arranged in arrays of rows and columns. The semiconductor memory device may also comprise a plurality of data sense amplifiers, coupled to the plurality of memory cells, configured to perform one or more operations during an operation/access cycle, wherein the operation/access cycle may comprise an operation segment and a disturbance recovery segment. | 05-26-2011 |
20120218847 | TECHNIQUES FOR REDUCING DISTURBANCE IN A SEMICONDUCTOR MEMORY DEVICE - Techniques for reducing disturbance in a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device having reduced disturbance. The semiconductor memory device may comprise a plurality of memory cells arranged in arrays of rows and columns. The semiconductor memory device may also comprise a plurality of data sense amplifiers, coupled to the plurality of memory cells, configured to perform one or more operations during an operation/access cycle, wherein the operation/access cycle may comprise an operation segment and a disturbance recovery segment. | 08-30-2012 |
20140056090 | TECHNIQUES FOR REDUCING DISTURBANCE IN A SEMICONDUCTOR MEMORY DEVICE - Techniques for reducing disturbance in a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device having reduced disturbance. The semiconductor memory device may comprise a plurality of memory cells arranged in arrays of rows and columns. The semiconductor memory device may also comprise a plurality of data sense amplifiers, coupled to the plurality of memory cells, configured to perform one or more operations during an operation/access cycle, wherein the operation/access cycle may comprise an operation segment and a disturbance recovery segment. | 02-27-2014 |
20140307512 | TECHNIQUES FOR REDUCING DISTURBANCE IN A SEMICONDUCTOR MEMORY DEVICE - Techniques for reducing disturbance in a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device having reduced disturbance. The semiconductor memory device may comprise a plurality of memory cells arranged in arrays of rows and columns. The semiconductor memory device may also comprise a plurality of data sense amplifiers, coupled to the plurality of memory cells, configured to perform one or more operations during an operation/access cycle, wherein the operation/access cycle may comprise an operation segment and a disturbance recovery segment. | 10-16-2014 |
Dohoon Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20150350080 | DETERMINING CAPACITY OF VIRTUAL DEVICES IN A VOICE OVER INTERNET PROTOCOL SYSTEM - A method for determining a capacity of a virtual machine configured as a telephony device in a VoIP system includes determining a resource configuration of the virtual machine including a number of CPU cores, a CPU clock rate, or a memory size. The virtual machine may be configured as a trunk, conference bridge, phone switch, session border controller, router, or another device in the VoIP system. The method also includes sending the resource configuration from the virtual machine to a VoIP system configuration application. The VoIP system configuration application may be an application running on the virtual machine or an application running on a server separate from the virtual machine. At the VoIP system configuration application, a capacity of the virtual machine is determined based on the resource configuration. The capacity determines a number and type of telephony features supported by the telephony device in the VoIP system. | 12-03-2015 |
Doh-Suk Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130151242 | Method to Select Active Channels in Audio Mixing for Multi-Party Teleconferencing - An apparatus comprising an ingress port configured to receive a signal comprising a plurality of encoded audio signals corresponding to a plurality of sources; and a processor coupled to the ingress port and configured to calculate a parameter for each of the plurality of encoded audio signals, wherein each parameter is calculated without decoding any of the encoded audio signals, select some, but not all, of the plurality of encoded audio signals according to the parameter for each of the encoded audio signals, decode the selected signals to generate a plurality of decoded audio signals, and combine the plurality of decoded audio signals into a first audio signal. | 06-13-2013 |
20150092950 | Matching Reverberation in Teleconferencing Environments - A system and method of matching reverberation in teleconferencing environments. When the two ends of a conversation are in environments with differing reverberations, the method filters the reverberation so that when both signals are output at the near end (e.g., the audio signal from the far end and the sidetone from the near end), the reverberations match. In this manner, the user does not perceive an annoying difference in reverberations, and the user experience is improved. | 04-02-2015 |
Eliot Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130258270 | WEARABLE DEVICE WITH INPUT AND OUTPUT STRUCTURES - A head-wearable device includes a center support extending in generally lateral directions, a first side arm extending from a first end of the center frame support and a second side arm extending from a second end of the center support. The device may further include a nosebridge that is removably coupled to the center frame support. The device may also include a lens assembly that is removably coupled to the center support or the nosebridge. The lens assembly may have a single lens, or a multi-lens arrangement configured to cooperate with display to correct for a user's ocular disease or disorder. | 10-03-2013 |
20140376765 | HEADPHONES WITH ADAPTABLE FIT - A wearable audio component includes a first cable and an audio source in electrical communication with the first cable. A housing defines an interior and an exterior, the audio source being contained within the interior thereof. The exterior includes an ear engaging surface, an outer surface, and a peripheral surface extending between the front and outer surfaces. The peripheral surface includes a channel open along a length to surrounding portions of the peripheral surface and having a depth to extend partially between the front and outer surfaces. A portion of the channel is covered by a bridge member that defines an aperture between and open to adjacent portions of the channel. The cable is connected with the housing at a first location disposed within the channel remote from the bridge member and is captured in so as to extend through the aperture in a slidable engagement therewith. | 12-25-2014 |
Eugene Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20090173533 | FLEXIBLE DATA CABLE - A multi-layered cable consisting of three or more conductive layers separated by layers of dielectric and/or adhesive material. The bottom layer and the top layer may act as return path for the transmitted signals and as a shield to prevent interference between these and external electrical signals. Located between the bottom layer and the top layer, the middle layer may transmit desired signals through the flexible cable. The material selection and specifics of each of the layers should be selected so as to achieve a balance in which the desired electrical impedance and mechanical flexibility requirements are met. The cable may also include one or more vias connecting the bottom layer to the top layer, providing shielding all the way around the flex cable. An additional conductive sock may be used to improve shielding effectiveness of the top and bottom layer and to connect to I/O connector shells and the system Faraday cage. | 07-09-2009 |
20090173534 | I/O CONNECTORS WITH EXTENDABLE FARADAY CAGE - An apparatus providing one or more I/O connections to a computer. The apparatus includes a Faraday cage generally about a flex cable, or other computing element, that may translate when the I/O ports to the computer are utilized. The embodiment maintains the Faraday cage for the flex cable or element as the I/O port housing opens or closes. | 07-09-2009 |
Eugene Y. Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140076607 | Flexible Data Cable - A multi-layered cable consisting of three or more conductive layers separated by layers of dielectric and/or adhesive material. The bottom layer and the top layer may act as return path for the transmitted signals and as a shield to prevent interference between these and external electrical signals. Located between the bottom layer and the top layer, the middle layer may transmit desired signals through the flexible cable. The material selection and specifics of each of the layers should be selected so as to achieve a balance in which the desired electrical impedance and mechanical flexibility requirements are met. The cable may also include one or more vias connecting the bottom layer to the top layer, providing shielding all the way around the flex cable. An additional conductive sock may be used to improve shielding effectiveness of the top and bottom layer and to connect to I/O connector shells and the system Faraday cage. | 03-20-2014 |
Hong Sub Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20150344671 | Curable Organopolysiloxane Composition For Transducers And Applications Of Such Curable Silicone Composition For Transducers - The present invention provides a curable organopolysiloxane composition capable of producing a cured article that can be used as a transducer and provided with excellent mechanical characteristics and/or electrical characteristics. The present invention also relates to a novel curable organopolysiloxane composition for transducer use comprising a curable organopolysiloxane composition and a compound having a highly dielectric functional group. | 12-03-2015 |
Hyeon Joo Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20110046686 | 3-DIMENSIONAL SILK HYDROXYAPATITE COMPOSITIONS - Described herein are methods and compositions comprising a mixture of silk polymer and hydroxyapatite. The methods described herein can be used to prepare a mixture of silk polymer and hydroxyapatite and further provide mixtures that can be molded into a desired shape. Also encompassed herein are compositions comprising a mixture of silk polymer and hydroxyapatite having a desired shape, which can further be implanted, for example, to facilitate bone healing or tooth structure or support. Such compositions can also include agents, such as therapeutic agents, or cells. | 02-24-2011 |
Hyoung-Kook Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20150254383 | METHOD FOR CONCURRENT SIMULATION TO EVALUATE THE TEST QUALITY OF INTEGRATED CIRCUITS AND COMPUTER PROGRAM - A method to evaluate the quality of testbenches using concurrent simulation for functional verification or fault simulation of a digital circuit in an integrated circuit or a system is described. The digital circuit is modeled in a high-level hardware description language. Mutations can be thought of as artificial bugs or design faults which are described at a behavioral or system level. A computer first reads in the digital circuit. Mutations are then inserted into the circuit model that describes the digital circuit. Simulation of multiple mutations is finally performed concurrently to check whether each inserted mutation has generated an output value which is different from a reference value. The reference value may be generated internally from the digital circuit or testbenches, or generated externally from an independent reference system. The reference system may be a hardware accelerator or an identical design developed independent of the circuit model to meet the design's specifications. The concurrent simulation method also applies to software testing of computer programs. | 09-10-2015 |
Hyun-Jeong Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20110128452 | Bi-Directional Broadcasting System for a Small Space - The present invention relates to a bi-directional broadcasting system for a small space. More particularly, multiple users enjoy the optimum surround sound and pursue the best convenience simultaneously by wirelessly connected an external receiver, multiple headphones, and external speakers which can be installed and composed variously, while watching a video media which was received through a television transmitting and receiving antenna or external signal input devices by a host television, that was related to a bi-directional broadcasting system for a small space. | 06-02-2011 |
Inkyo Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130116978 | Secondary Target Design for Optical Measurements - The disclosure is directed to improving optical metrology for a sample with complex structural attributes utilizing custom designed secondary targets. At least one parameter of a secondary target may be controlled to improve sensitivity for a selected parameter of a primary target and/or to reduce correlation of the selected parameter with other parameters of the primary target. Parameters for the primary and secondary target may be collected. The parameters may be incorporated into scatterometry model. Simulations utilizing the scatterometry model may be conducted to determine a level of sensitivity or a level of correlation for the selected parameter of the primary target. The controlled parameter of the secondary target may be modified until a selected level of sensitivity or a selected level of correlation is achieved. | 05-09-2013 |
20150142395 | AUTOMATIC SELECTION OF SAMPLE VALUES FOR OPTICAL METROLOGY - Embodiments include automatic selection of sample values for optical metrology. An embodiment of a method includes providing a library parameter space for modeling of a diffracting structure using an optical metrology system; automatically determining by a processing unit a reduced sampling set from the library parameter space, wherein the reduced space is based on one or both of the following recommending a sampling shape based on an expected sample space usage, or recommending a sampling filter based on correlation between two or more parameters of the library parameter space; and generating a library for the optical metrology system using the reduced sampling set. | 05-21-2015 |
In-Kyo Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20120086940 | METHOD OF DETERMINING AN ASYMMETRIC PROPERTY OF A STRUCTURE - Methods of determining asymmetric properties of structures are described. A method includes measuring, for a grating structure, a first signal and a second, different, signal obtained by optical scatterometry. A difference between the first signal and the second signal is then determined. An asymmetric structural parameter of the grating structure is determined based on a calculation using the first signal, the second signal, and the difference. | 04-12-2012 |
Jechan Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20090182917 | SYSTEM HAVING CAPABILITY FOR DAISY-CHAINED SERIAL DISTRIBUTION OF VIDEO DISPLAY DATA - A serial display interface such as the VESA-Display Port interface is expanded to support daisy chained coupling of one display monitor to the next. Each daisy chain wise connectable display monitor (except optionally the most downstream one on the daisy chain) has a local daisy chain transceiver device associated with it where the local transceiver device routes a selectable one or more video data streams to the local monitor and the local transceiver device relays on to more downstream devices of the daisy chain other video data streams. In one embodiment, the daisy chain wise connectable display monitors are hot-pluggable and unpluggable. | 07-16-2009 |
20090278763 | System Having Capability for Daisy-Chained Serial Distribution of Video Display Data - A serial display interface such as the VESA-Display Port interface is expanded to support daisy chained coupling of one display monitor to the next. Each daisy chain wise connectable display monitor has a local daisy chain transceiver device associated with it where the local transceiver device selectively picks off passing through video data streams in response to embedded MDID identification signals and forwards the selectively picked off data to the local monitor. The local transceiver device also relays the passing through video data streams on to more downstream devices of the daisy chain. In one embodiment, the daisy chain wise connectable display monitors are hot-pluggable and unpluggable. | 11-12-2009 |
Jee Hoon Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140240296 | ACOUSTIC PULSE RECOGNITION WITH INCREASED ACCURACY BY LOCALIZING CONTACT AREA OF PLATE - A keypad with a plate and distinct keys that move relative to the plate to generate an acoustic signal for acoustic pulse recognition (APR). Each key represents an input value and is structured to contact the plate at a region smaller than an upper surface of the key where a finger or a thumb comes into touch. The contact region of the plate coming into contact with an individual key is small relative the upper surface of the key, and hence, acoustic signals generated in response to the touch of the same key has less variance compared to acoustic signals generated in response to a direct touch of the plate by a finger or a thumb. As a result, the localization of the touch using APR can be more accurate compared to direct touch of the plate by a figure or a thumb. | 08-28-2014 |
20140331313 | AUTHENTICATION OF SIGNATURE USING ACOUSTIC WAVE ANALYSIS - Embodiments relate to capturing an acoustic signal generated when generating a pattern of movement for authentication of a user (e.g., signing on a touchscreen for authentication of a signature). In addition to or in lieu of a digital image of the signature, the captured acoustic signal is used as information for authenticating the signature. To capture the acoustic signals, an electronic device includes a sensor for detecting the vibration on the touchscreen. During an initial registration process, the signal from the sensor is processed and stored for use as reference information. Subsequently received signals from the sensor are compared with the reference information to identify a signer or authenticate the signature. | 11-06-2014 |
Jin Dong Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140350710 | Tote Based Item Tracking - This disclosure describes a system for managing inventory as it transitions into a materials handling facility, as it transitions between locations within a materials handling facility and/or as it transitions out of a materials handling facility. In some instances, a user (e.g., picker or picking agent) may retrieve an item from an inventory location and place the item into a tote. The systems described herein detect the item when it is added to or removed from the tote. | 11-27-2014 |
20140350711 | Inventory Tracking - This disclosure describes a system for managing inventory as it transitions into a materials handling facility, as it transitions between locations within a materials handling facility and/or as it transitions out of a materials handling facility. In some instances, a user (e.g., picker or picking agent) may retrieve an item from an inventory location and place the item into a tote. The systems described herein detect the item when it is added to or removed from the tote. | 11-27-2014 |
20140350715 | Inventory Transitions - This disclosure describes a system for managing inventory as it transitions into a materials handling facility, as it transitions between locations within a materials handling facility and/or as it transitions out of a materials handling facility. In some instances, a user (e.g., picker or picking agent) may retrieve an item from an inventory location and place the item into a tote. The systems described herein detect the item when it is added to or removed from the tote. | 11-27-2014 |
Jin K. Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20110268727 | ANTI-INTERFERON-ALPHA ANTIBODIES - The present invention relates generally to the generation and characterization of neutralizing anti-IFN-α monoclonal antibodies with broad reactivity against various IFN-α subtypes. The invention further relates to the use of such anti-IFN-α antibodies in the diagnosis and treatment of disorders associated with increased expression of IFN-α, in particular, autoimmune disorders such as insulin-dependent diabetes mellitus (IDDM) and systemic lupus erythematosus (SLE). | 11-03-2011 |
20120244148 | ANTI-INTERFERON-ALPHA ANTIBODIES - The present invention relates generally to the generation and characterization of neutralizing anti-IFN-α monoclonal antibodies with broad reactivity against various IFN-α subtypes. The invention further relates to the use of such anti-IFN-α antibodies in the diagnosis and treatment of disorders associated with increased expression of IFN-α, in particular, autoimmune disorders such as insulin-dependent diabetes mellitus (IDDM) and systemic lupus erythematosus (SLE). | 09-27-2012 |
Jinku Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130154897 | Methods and Apparatus for Controlling Tunable Antenna Systems - An electronic device may include an adjustable power supply, at least one antenna, and associated antenna tuning circuitry. The antenna tuning circuitry may be an integral part of the antenna and may include a control circuit and at least one tunable element. The tunable element may include radio-frequency switches, continuously/semi-continuously adjustable components such as tunable resistors, inductors, and capacitors, and other load circuits that provide desired impedance characteristics. The power supply may provide power supply voltage signals to the antenna tuning circuitry via inductive coupling. The power supply voltage signals may be modulated according to a predetermined lookup table during device startup so that the control circuit is configured to generate desired control signals. These control signals adjust the tunable element so that the antenna can support wireless operation in desired frequency bands. | 06-20-2013 |
20150255869 | Methods and Apparatus for Controlling Tunable Antenna Systems - An electronic device may include an adjustable power supply, at least one antenna, and associated antenna tuning circuitry. The antenna tuning circuitry may be an integral part of the antenna and may include a control circuit and at least one tunable element. The tunable element may include radio-frequency switches, continuously/semi-continuously adjustable components such as tunable resistors, inductors, and capacitors, and other load circuits that provide desired impedance characteristics. The power supply may provide power supply voltage signals to the antenna tuning circuitry via inductive coupling. The power supply voltage signals may be modulated according to a predetermined lookup table during device startup so that the control circuit is configured to generate desired control signals. These control signals adjust the tunable element so that the antenna can support wireless operation in desired frequency bands. | 09-10-2015 |
Jinkwang Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20150270317 | Pixel Patterns for Organic Light-Emitting Diode Display - An electronic device may include a display having an array of organic light-emitting diode display pixels. The display pixels may have subpixels of different colors. The subpixels may include red subpixels, green subpixels, and blue subpixels. The subpixels may be provided with shapes and orientations that improve manufacturing tolerances. Subpixels such as green and red subpixels may have hexagonal shapes while blue subpixel structures may be provided with diamond shapes coupled in pairs to form barbell-shaped blue subpixels. Subpixels can also be angled at 45° relative to horizontal. Subpixels ma have shapes that overlap adjacent display pixels. For example, an array of display pixels that has been rotated by 45° relative to the edges of a display substrate may have blue subpixels and or red subpixels that are shared between pairs of adjacent display pixels in an at of display pixels. | 09-24-2015 |
20150287767 | Organic Light-Emitting Diode Display With Varying Anode Pitch - An electronic device may include a display having an array of organic light-emitting diode display pixels including red, green, and blue pixels. Anodes in the pixels of each color may have a variable pitch along a first dimension on a display substrate and a constant pitch along a second dimension on the display substrate that is orthogonal to the first dimension. Anodes in a row of red pixels may have a variable pitch along the row. anodes in a row of green pixels may have a variable pitch along the row, and anodes in a row of blue pixels may have a variable pitch along the row. The anodes of each different color of pixel may have constant pitches along columns of the array. | 10-08-2015 |
Jinpyo Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20150347266 | Analyzing I/O Traces - Systems and techniques are described for analyzing input output I/O traces. One of the techniques includes receiving an I/O trace, the I/O trace identifying a temporal sequence of previously submitted I/O requests; partitioning the I/O trace into a plurality of partitions based on a load pattern of the I/O requests in the I/O trace and a data access pattern of the I/O requests in the I/O trace; and generating a signature for each partition, wherein the signature for each of the partitions identifies characteristics of the I/O requests in the partition, and wherein the characteristics of the I/O requests in the partition include the load pattern of the I/O requests in the partition and the data access pattern of the I/O requests in the partition. | 12-03-2015 |
Jongjun Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140104947 | NON-VOLATILE SEMICONDUCTOR MEMORY DATA READING METHOD THEREOF - A non-volatile semiconductor memory includes a memory array, a selecting device selecting a page according to addresses, a data storage device, storing page data, and an output device outputting the stored data. The data storage device includes a first data storage device receiving data from a selected page of the memory array, a second data storage device receiving data from the first data storage device, and a data transmission device configured between the first and the second data storage device. The data transmission device transmits data in a second part of the first data storage device to the second data storage device when data in a first part of the second data storage device is output, and transmits data in a first part of the first data storage device to the second data storage device when data in a second part of the second data storage device is output. | 04-17-2014 |
20140328126 | Flash Memory Having Dual Supply Operation - A flash memory device may operate from two supply voltages, one being provided externally, and the other being generated within the flash memory device from the external supply voltage. The flash memory device may be provided with a selectable-level buffer for interfacing with either low supply voltage or high supply voltage integrated circuits. To provide even greater flexibility, the flash memory device may be provided with the capability of receiving a second supply voltage from an external source, which may take precedence over the internally-generated second supply voltage or may be combined with the internally-generated second supply voltage. | 11-06-2014 |
20150228342 | Flash Memory Having Dual Supply Operation - A flash memory device may operate from two supply voltages, one being provided externally, and the other being generated within the flash memory device from the external supply voltage. The flash memory device may be provided with a selectable-level buffer for interfacing with either low supply voltage or high supply voltage integrated circuits. To provide even greater flexibility, the flash memory device may be provided with the capability of receiving a second supply voltage from an external source, which may take precedence over the internally-generated second supply voltage or may be combined with the internally-generated second supply voltage. | 08-13-2015 |
Jongoh Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20120280307 | INTEGRATING SCHOTTKY DIODE INTO POWER MOSFET - A semiconductor device includes a plurality of trenches including active gate trenches in an active area and gate runner/termination trenches and shield electrode pickup trenches in a termination area outside the active area. The gate runner/termination trenches include one or more trenches that define a mesa located outside an active area. A first conductive region is formed in the plurality of trenches. An intermediate dielectric region and termination protection region are formed in the trenches that define the mesa. A second conductive region is formed in the portion of the trenches that define the mesa. The second conductive region is electrically isolated from the first conductive region by the intermediate dielectric region. A first electrical contact is made to the second conductive regions and a second electrical contact to the first conductive region in the shield electrode pickup trenches. One or more Schottky diodes are formed within the mesa. | 11-08-2012 |
20130020671 | Termination of high voltage (HV) devices with new configurations and methods - This invention discloses a semiconductor power device disposed in a semiconductor substrate comprising a heavily doped region formed on a lightly doped region and having an active cell area and an edge termination area. The edge termination area comprises a plurality of termination trenches formed in the heavily doped region with the termination trenches lined with a dielectric layer and filled with a conductive material therein. The edge termination further includes a plurality of buried guard rings formed as doped regions in the lightly doped region of the semiconductor substrate immediately adjacent to the termination trenches. | 01-24-2013 |
20130075808 | Trench MOSFET with Integrated Schottky Barrier Diode - A Schottky diode includes a semiconductor layer formed on a semiconductor substrate; first and second trenches formed in the semiconductor layer where the first and second trenches are lined with a thin dielectric layer and being filled partially with a trench conductor layer and remaining portions of the first and second trenches are filled with a first dielectric layer; and a Schottky metal layer formed on a top surface of the semiconductor layer between the first trench and the second trench. The Schottky diode is formed with the Schottky metal layer as the anode and the semiconductor layer between the first and second trenches as the cathode. The trench conductor layer in each of the first and second trenches is electrically connected to the anode of the Schottky diode. In one embodiment, the Schottky diode is formed integrated with a trench field effect transistor on the same semiconductor substrate. | 03-28-2013 |
20140073098 | METHOD FOR FORMING A SCHOTTKY BARRIER DIODE INTEGRATED WITH A TRENCH MOSFET - A method for forming a Schottky diode including forming first and second trenches in a semiconductor layer, forming a thin dielectric layer lining sidewalls of the first and second trenches; forming a trench conductor layer in the first and second trenches where the trench conductor layer fills a portion of each of the first and second trenches and being the only one trench conductor layer in the first and second trenches; forming a first dielectric layer in the first and second trenches to fill the remaining portions of the first and second trenches; and forming a Schottky metal layer on a top surface of the lightly doped semiconductor layer between the first trench and the second trench to form a Schottky junction. The Schottky diode is formed with the Schottky metal layer as the anode and the lightly doped semiconductor layer between the first and second trenches as the cathode. | 03-13-2014 |
Joonsuk Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140314044 | Device and Method for Discovery Channel Hopping Scheme - A device and method generates a hopping scheme for mobile stations of a wireless network. The method includes receiving a number of channels N of the wireless network. The method includes generating a shuffling matrix as a function of the number of channels N, each row of the shuffling matrix being indicative of a respective one of the mobile stations, each column of the shuffling matrix being indicative of a respective broadcast time of a discovery signal in a hopping scheme. The method includes generating the hopping scheme for the mobile stations in the channels as a function of the shuffling matrix. The hopping scheme maximizes an interval between two consecutive broadcast times that any two of the mobile stations are assigned to transmit discovery signals on adjacent channels. | 10-23-2014 |
20150071276 | System and Method for Performing Hybrid Automatic Repeat Request (HARQ) in a WLAN System - A method and device for decoding packets received via a wireless local area network. The method performed by the device including receiving a packet, the packet including a signal portion and a data portion, verifying the signal portion of the packet is valid, determining if the packet is destined for the device, determining if the packet is a retransmission, combining, when the packet is a retransmission, information from the data portion of the packet with stored information from a previously received packet having a data portion that was not successfully decoded and attempting to decode the packet based at least in part on the information and stored information. | 03-12-2015 |
20150207599 | System and Method for Partial Bandwidth Communication - A system and method for partial bandwidth communication. The system includes a device that has a transceiver configured to connect to a network, a memory storing an executable program and a processor. The program causes the processor to perform operations including receiving data to be transmitted to second device, determining if the data uses less than a predetermined bandwidth used as a unit for a carrier aggregation, determining a plurality of sub-bands in the predetermined bandwidth, each sub-band including at least one pilot and a plurality of frequency tones, receiving network information from the second device, the network information indicating a preferred sub-band of the sub-bands, assigning one of the sub-bands to the second device based upon the network information, generating a packet including an indication, the indication indicating the assigned sub-band; transmitting the packet to the second device and transmitting the data in the assigned sub-band. | 07-23-2015 |
20150208349 | System and Method for Low Power Signaling in a Wireless Local Area Network - A station, a method performed by a station and a corresponding method performed by an access point (AP) of a network to allow the station to operate a wireless local area network (WLAN) radio in a sleep state until the WLAN radio is ready to receive a beacon from the AP. The station includes a low power (LP) radio configured to receive a wake up signal from an AP of a network to which the station is connected. The station further includes a WLAN radio configured to operate in a sleep state until the WLAN radio receives an indication from the LP radio that the wakeup signal has been received, wherein WLAN radio is further configured to operate in a fully awake state after receipt of the indication to receive a beacon from the AP indicating a data transmission is pending for the station. | 07-23-2015 |
Kihong Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140126863 | METHODS AND APPARATUSES TO PROVIDE AN ELECTRO-OPTICAL ALIGNMENT - Exemplary embodiments of methods and apparatuses to provide an electro-optical alignment are described. An electrical connector is formed on a printed circuit board substrate that extends onto a side surface of the substrate to form an electrical turn. An optoelectronic die is placed onto the printed circuit board substrate. The optoelectronic die on the printed circuit board substrate is erected over a mounting board to provide optical coupling substantially parallel to the mounting board. | 05-08-2014 |
20140193165 | ELECTRONIC ALIGNMENT OF OPTICAL SIGNALS - Embodiments of the invention are generally directed to electronic alignment of optical signals. An embodiment of an apparatus includes an array of photo sensors; a bus coupled with the array, the bus including detection circuitry for each photo sensor to generate a signal in response to the photo sensor receiving an optical signal; and a processing component to process a group of signals, the group of signals being signals generated by the detection circuitry for a subset of the photo sensors in response to the photo sensors receiving the optical signal, to generate an output signal. | 07-10-2014 |
Ki Moon Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20100205183 | METHOD AND SYSTEM FOR PERFORMING SELECTIVE DECODING OF SEARCH RESULT MESSAGES - Methods and systems are provided that may be used to selectively decode results in messages received from child nodes for a particular search query. | 08-12-2010 |
Kyung Jim Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20100080793 | DcR3 polypeptide, A TNFR homolog - A TNFR homolog, identified as DcR | 04-01-2010 |
Kyung-Wook Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130233482 | UV Mask with Anti-Reflection Coating and UV Absorption Material - One embodiment may take the form of a UV mask for use while curing sealant on LCD displays. The UV mask includes a mother glass and a UV mask layer on the mother glass. A UV absorption film is located adjacent the UV mask layer and an anti-reflection (AR) film is located adjacent the UV absorption film. | 09-12-2013 |
20130235003 | GATE LINE DRIVER CIRCUIT FOR DISPLAY ELEMENT ARRAY - Gate line driver circuitry applies an output pulse to each of several gate lines for a display element array. The circuitry has a number of gate drivers each being coupled to drive a respective one of the gate lines. Each of the gate drivers has an output stage in which a high side transistor and a low side transistor are coupled to drive the respective gate line, responsive to at least one clock signal. A pull down transistor is coupled to discharge a control electrode of the output stage. A control circuit having a cascode amplifier is coupled to drive the pull down transistor as a function of a) at least one clock signal and b) feedback from the control electrode. Other embodiments are also described and claimed. | 09-12-2013 |
20130235020 | PIXEL INVERSION ARTIFACT REDUCTION - A system and device for driving high resolution monitors while reducing artifacts thereon. Utilization of Z-inversion polarity driving techniques to drive pixels in a display reduces power consumption of the display but tends to generate visible horizontal line artifacts caused by capacitances present between the pixels and data lines of the display. By introducing a physical shield between the pixel and data line elements, capacitance therebetween can be reduced, thus eliminating the cause of the horizontal line artifacts. The shield may be a common voltage line (Vcom) of the display. | 09-12-2013 |
20130329150 | COLUMN SPACER DESIGN FOR A DISPLAY INCORPORATING A THIRD METAL LAYER - A display that contains a column spacer arrangement which takes advantage of a protrusion on a TFT substrate is provided. One set of column spacers is disposed on top of the protrusion, while a second set of column spacers of substantially the same height as the first set of column spacers are disposed throughout the display. In this way, the display is adequately protected against deformation from external forces while at the same maintaining enough room to allow for a liquid crystal to spread out during the manufacturing process. | 12-12-2013 |
20130335658 | Pixel Architecture for Electronic Displays - An electronic display for providing a visual or video output for an electronic device. The electronic device includes a transistor layer configured to activate a first pixel row and a second pixel row. For each pixel in the first pixel row and the second pixel row, the transistor layer includes a switch transistor, a pixel electrode, and a common electrode. The electronic device further includes a pixel controller for selectively activating each pixel. The pixel controller includes a first gate line, a first drive line, and a second drive line. During operation, the first gate line provides a charge to the pixel electrode for a first pixel in the first pixel row and for a second pixel in the second pixel row, and the first drive line activates the switch transistor for the first pixel, and the second drive line activates the switch transistor for the second pixel. | 12-19-2013 |
20140042427 | Gate Insulator Loss Free Etch-Stop Oxide Thin Film Transistor - A method is provided for fabricating a thin-film transistor (TFT). The method includes forming a semiconductor layer over a gate insulator that covers a gate electrode, and depositing an insulator layer over the semiconductor layer, as well as etching the insulator layer to form a patterned etch-stop without losing the gate insulator. The method also includes forming a source electrode and a drain electrode over the semiconductor layer and the patterned etch-stop. The method further includes removing a portion of the semiconductor layer beyond the source electrode and the drain electrode such that a remaining portion of the semiconductor layer covers the gate insulator in a first overlapping area of the source electrode and the gate electrode and a second overlapping area of the drain electrode and gate electrode. | 02-13-2014 |
20140091390 | Protection Layer for Halftone Process of Third Metal - A thin-film transistor having a protection layer for a planarization layer. The protection layer prevents reduction of the planarization layer during an ashing process, thereby preventing the formation of a steeply tapered via hole through the planarization layer. In this manner, the via hole may be coated with a conductive element that may serve as a conductive path between a common electrode and the drain of the transistor. | 04-03-2014 |
20140098332 | Displays With Logos and Alignment Marks - An electronic device may be provided with a display mounted in a housing. The display may include a color filter layer, a liquid crystal layer, and a thin-film transistor layer. The color filter layer may form the outermost layer of the display. A color filter layer substrate in the color filter layer may have opposing inner and outer surfaces. A layer of patterned metal on the inner surface may form metal alignment marks. The metal alignment marks may include alignment marks for color filter elements, alignment marks for a black matrix layer that is formed on top of the color filter elements, and post spacer alignment marks. The layer of patterned metal may also form structures such as logo structures that are visible on the outer surface in an inactive border region of the display. | 04-10-2014 |
20140111496 | Displays with Circuitry for Compensating Parasitic Coupling Effects - An electronic device may have a display such as a liquid crystal display. The display may have a color filter layer and a thin-film transistor (TFT) layer. An active portion of the display may contain an array of display pixels that are controlled by control signals that are provided over intersecting gate lines and data lines. In an inactive portion of the display, display driver circuitry may be used to provide data signals for the data lines. Each display pixel may be coupled to a corresponding gate line, data line, and may share a common electrode. Changes in the data signals may be coupled onto the common electrode to cause voltage rippling. Compensation circuitry may be coupled to the common electrode via an AC or a DC coupling connection to help reduce the voltage rippling. | 04-24-2014 |
20140118666 | Display with Column Spacer Structures Resistant to Lateral Movement - A display may have a color filter layer and a thin-film transistor layer. A layer of liquid crystal material may be located between the color filter layer and the thin-film transistor layer. Column spacers may be formed on the color filter layer to maintain a desired gap between the color filter and thin-film transistor layers. Support pads may be used to support the column spacers. Different column spacers may be located at different portions of the support pads to allow the support pad size to be reduced while ensuring adequate support. Lateral movement blocking structures such as circular rings may be used to prevent column spacer lateral movement. Subspacers located over pads may be used to create friction that retards lateral movement. Lateral movement may also be retarded by receiving column spacers in trenches or other recesses formed on a thin-film transistor layer. | 05-01-2014 |
20140120657 | Back Channel Etching Oxide Thin Film Transistor Process Architecture - A method is provided for fabricating a back channel etching (BCE) oxide thin film transistor (TFT) for a liquid crystal display. The method includes forming a first metal layer having a first portion and a second portion over a substrate, depositing a gate insulator over the first metal layer, and disposing a semiconductor layer over the gate insulator. The method also includes depositing a half-tone photoresist to cover a first portion of the semiconductor layer and the first portion of the first metal layer. The half-tone photoresist has a first portion and a second portion thicker than the first portion. The first portion has a via hole above the second portion of the first metal layer. The second portion of the half-tone photoresist covers the first portion of the first metal layer. The method further includes etching a portion of the gate insulator through the via hole such that the second portion of the first metal layer is exposed, removing the first portion of the half-tone photoresist while remaining the second portion of the half-tone photoresist, and etching to remove a second portion of the semiconductor layer that is not covered by the half-tone photoresist. | 05-01-2014 |
20140211120 | Third Metal Layer for Thin Film Transistor witih Reduced Defects in Liquid Crystal Display - A liquid crystal display (LCD) includes an array of pixels over a thin film transistor (TFT) substrate. The TFT substrate includes a TFT that has a first metal layer to form a gate electrode and a second metal layer to form a source electrode and a drain electrode for each pixel. The LCD also includes an organic insulation layer disposed over the TFT substrate, where the organic insulator layer has trenches on a top surface. The LCD further includes a third metal layer disposed over the organic insulation layer in the trenches, the trenches having a trench depth at least equal to the thickness of the third metal layer. The LCD also includes a passivation layer over the third metal layer, and a pixel electrode for each pixel over the passivation layer. The LCD further includes a polymer layer over the pixel electrode, and liquid molecules on the polymer layer. | 07-31-2014 |
20140240985 | Electronic Device With Reduced-Stress Flexible Display - An electronic device may have a flexible display. The display may have portions that are bent along a bend axis. The display may have display circuitry such as an array of display pixels in an active area and signal lines, thin-film transistor support circuitry and other display circuitry in an inactive area of the display surrounding the active area. The display circuitry may be formed on a substrate such as a flexible polymer substrate. The flexible polymer substrate may be formed by depositing polymer on a support structure that has raised portions. | 08-28-2014 |
20140370655 | Gate Insulator Loss Free Etch-Stop Oxide Thin Film Transistor - A method is provided for fabricating a thin-film transistor (TFT). The method includes forming a semiconductor layer over a gate insulator that covers a gate electrode, and depositing an insulator layer over the semiconductor layer, as well as etching the insulator layer to form a patterned etch-stop without losing the gate insulator. The method also includes forming a source electrode and a drain electrode over the semiconductor layer and the patterned etch-stop. The method further includes removing a portion of the semiconductor layer beyond the source electrode and the drain electrode such that a remaining portion of the semiconductor layer covers the gate insulator in a first overlapping area of the source electrode and the gate electrode and a second overlapping area of the drain electrode and gate electrode. | 12-18-2014 |
20150054799 | Display Driver Circuitry For Liquid Crystal Displays With Semiconducting-Oxide Thin-Film Transistors - An electronic device may include a display having an array of display pixels on a substrate. The display pixels may be organic light-emitting diode display pixels or display pixels in a liquid crystal display. In an organic light-emitting diode display, hybrid thin-film transistor structures may be formed that include semiconducting oxide thin-film transistors, silicon thin-film transistors, and capacitor structures. The capacitor structures may overlap the semiconducting oxide thin-film transistors. Organic light-emitting diode display pixels may have combinations of oxide and silicon transistors. In a liquid crystal display, display driver circuitry may include silicon thin-film transistor circuitry and display pixels may be based on oxide thin-film transistors. A single layer or two different layers of gate metal may be used in forming silicon transistor gates and oxide transistor gates. A silicon transistor may have a gate that overlaps a floating gate structure. | 02-26-2015 |
20150055047 | Liquid Crystal Displays with Oxide-Based Thin-Film Transistors - An electronic device may include a display having an array of display pixels on a substrate. The display pixels may be organic light-emitting diode display pixels or display pixels in a liquid crystal display. In an organic light-emitting diode display, hybrid thin-film transistor structures may be formed that include semiconducting oxide thin-film transistors, silicon thin-film transistors, and capacitor structures. The capacitor structures may overlap the semiconducting oxide thin-film transistors. Organic light-emitting diode display pixels may have combinations of oxide and silicon transistors. In a liquid crystal display, display driver circuitry may include silicon thin-film transistor circuitry and display pixels may be based on oxide thin-film transistors. A single layer or two different layers of gate metal may be used in forming silicon transistor gates and oxide transistor gates. A silicon transistor may have a gate that overlaps a floating gate structure. | 02-26-2015 |
20150055051 | Displays With Silicon and Semiconducting Oxide Thin-Film Transistors - An electronic device may include a display having an array of display pixels on a substrate. The display pixels may be organic light-emitting diode display pixels or display pixels in a liquid crystal display. In an organic light-emitting diode display, hybrid thin-film transistor structures may be formed that include semiconducting oxide thin-film transistors, silicon thin-film transistors, and capacitor structures. The capacitor structures may overlap the semiconducting oxide thin-film transistors. Organic light-emitting diode display pixels may have combinations of oxide and silicon transistors. In a liquid crystal display, display driver circuitry may include silicon thin-film transistor circuitry and display pixels may be based on oxide thin-film transistors. A single layer or two different layers of gate metal may be used in forming silicon transistor gates and oxide transistor gates. A silicon transistor may have a gate that overlaps a floating gate structure. | 02-26-2015 |
20150146144 | Border Masking Structures for Liquid Crystal Display - A display may have a thin-film transistor layer and color filter layer. The display may have an active area and an inactive border area. Light blocking structures in the inactive area may prevent stray backlight from a backlight light guide plate from leaking out of the display. The thin-film transistor layer may have a clear substrate, a patterned black masking layer on the clear substrate, a clear planarization layer on the black masking layer, and a layer of thin-film transistor circuitry on the clear planarization layer. The black masking layer may be formed from black photoimageable polyimide. The clear planarization layer may be formed from spin-on glass. The light blocking structures may include a first layer formed from a portion of the black masking layer and a second layer such as a layer of black tape on the underside of the color filter layer. | 05-28-2015 |
20150219972 | Displays with Flipped Panel Structures - A display may have a thin-film transistor layer and a color filter layer. The display may include light blocking structures formed on a transparent substrate. In one arrangement, a clear planarization layer may be formed over the light blocking structures. The thin-film transistor layer may be formed over the planarization layer. The color filter layer may be integrated with the thin-film transistor layer. At least light blocking structures and the planarization layer should be formed from high temperature resistance material. In another arrangement, the color filter layer may be formed on the light blocking structures. A clear planarization layer may then be formed over the color filter layer. The thin-film transistor layer may be formed on the planarization layer. In this arrangement, the color filter layer also needs to be formed from thermal resistance material. | 08-06-2015 |
20150286106 | Border Masking Structures for Liquid Crystal Displays - A display may have a thin-film transistor (TFT) layer and color filter layer. Light blocking structures in an inactive area of the display may prevent stray backlight from leaking out of the display. The thin-film transistor layer may have a first substrate, a first black masking layer, a planarization layer, and a layer of TFT circuitry on the planarization layer. The color filter layer may have a second substrate and a second black masking layer on the second substrate. Light-cured sealant may be formed between the TFT layer and the color filter layer. Gaps may be formed in the second black masking layer to allow light to cure the sealant. At least a portion of the TFT circuitry may serve to block stray backlight penetrating through the gaps in the second black masking layer during normal operation of the display. | 10-08-2015 |
20150323843 | Electrostatic Discharge Protection Structures for Liquid Crystal Displays - A liquid crystal display having an outer layer such as a thin-film transistor layer and an inner layer such as a color filter layer may be mounted in a metal device housing. Transparent conductive coating material may be formed on display layers. The transparent conductive coating material may include a layer on the upper surface of the thin-film transistor layer, a layer on the lower surface of the color filter layer, and an edge coating that extends between the upper surface layer and lower surface layer. Electrostatic discharge protection structures for the display may include a conductive elastomeric gasket that couples the upper surface layer to an inner surface of the housing, a conductive tape that couples the lower surface layer to the inner surface, and a conductive material on the inner surface that contacts the edge coating. | 11-12-2015 |
20150338699 | Displays With Opaque Borders - A display may have an active area surrounded by an inactive border area. The display may be a liquid crystal display having a liquid crystal layer sandwiched between a color filter layer and a thin-film transistor layer. An upper polarizer may have a polarized central region that overlaps the active area of the display. The upper polarizer may also have an unpolarized portion in the inactive border area overlapping the border structures. The border structures may include colored material such as a white layer on the inner surface of the thin-film transistor layer. Binary information may be embedded into an array of programmable resonant circuits. The binary information may be a display identifier or other information associated with a display. The programmable resonant circuits may be tank circuits with adjustable capacitors, fuses, or other programmable components. | 11-26-2015 |
20150338951 | RC MATCHING IN A TOUCH SCREEN - A touch screen. In some examples, the touch screen can comprise a first element coupled to a first sense connection, and a second element coupled to a second sense connection. In some examples, the first and second sense connections can be configured such that a load presented by the first sense connection and the first element is substantially equal to a load presented by the second sense connection and the second element. In some examples, the first and second sense connections can comprise detour routing configured such that a resistance of the first sense connection is substantially equal to a resistance of the second sense connection. In some examples, the first and second sense connections can be coupled to dummy routing configured such that a first capacitance presented by the first sense connection is substantially equal to a second capacitance presented by the second sense connection. | 11-26-2015 |
Mansu Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140181518 | SECURE MOBILE APP CONNECTION BUS - A secure mobile application connection bus is disclosed. First encryption information and an identifier associated with a data storage location on a mobile device are provided from a first application to a second application. Second encryption information associated with the second mobile application is retrieved from the data storage location. The second mobile application is configured to provide data to the data storage location. Data is transferred securely between the first mobile application and the second mobile application via the data storage location. | 06-26-2014 |
20140181842 | SECURE MOBILE APP CONNECTION BUS - A secure mobile app connection bus is disclosed. An application URL scheme may be registered with an operating system. Encrypted data may be passed from a management agent to an application using a URL call associated with the application URL scheme. A source of the URL call may be validated. | 06-26-2014 |
20140250505 | MULTI-USER USE OF SINGLE-USER APPS - Multi-user use of single-user applications is disclosed. A request to access application data associated with an object identifier may be received in a context of a single-user application. Access may be provided to one or more application data objects associated with the object identifier. The objects may be included in a data set corresponding to user information associated with the context of the application. | 09-04-2014 |
20150135288 | MESSAGING GATEWAY - A notification message gateway is disclosed. Notification data and application identification data is received. The application identification data is used to select an application credential associated with at least one application instance. The notification data and application credential are provided to a distribution node such that the notification data is provided to the application instance. | 05-14-2015 |
20150154215 | SELF-REMOVAL OF ENTERPRISE APP DATA - Self-removal of enterprise application data (e.g., managed application data) is disclosed. It may be determined that a data removal condition has been satisfied. Based at least in part on the determination, data removal information may be generated for a plurality of applications including a managed set of mobile applications. The data removal information may be provided to at least a first application included in the plurality of applications. The first application may provide the data removal information to a data storage location accessible to at least a second application upon a data removal-related event. | 06-04-2015 |
20150201322 | MOBILE DEVICE TRAFFIC MANAGEMENT - Mobile device traffic management is disclosed. Information including a traffic management policy to be applied to data transferred between a mobile device and a node is received from a device management server. The device management server determines the traffic management policy based at least in part on roaming state information received from the mobile device. Data transferred between the mobile device and the node is processed based at least in part on the traffic management policy. | 07-16-2015 |
20150249617 | ENROLLING A MOBILE DEVICE WITH AN ENTERPRISE MOBILE DEVICE MANAGEMENT ENVIRONMENT - Embodiments of the present application relate to a method, apparatus, and system for enrolling a mobile device with an enterprise network. The method includes receiving, from a mobile device, a request to access an enrollment address. In response to receiving the request to access the enrollment address, determining whether the mobile device is pre-enrolled with the enterprise network, and in the event that the mobile device from which the request to access the enrollment address is received corresponds to the mobile device that is pre-enrolled with the enterprise network, pushing user-specific settings to the mobile device. | 09-03-2015 |
20150278488 | MOBILE DEVICE MANAGEMENT BROKER - Techniques to manage mobile devices are disclosed. In various embodiments, a request to perform a management action with respect to a mobile device is received from a mobile device management (MDM) authority. A scope of authority of the MDM authority with respect to the mobile device is determined. The management action is caused to be performed with respect to the mobile device based at least in part on the determined scope of authority of the MDM authority with respect to the mobile device. | 10-01-2015 |
20150282041 | MOBILE DEVICE TRAFFIC SPLITTER - A mobile device traffic splicer is disclosed. In various embodiments, a network communication associated with a destination is received from a mobile device. A stored routing data associated with the mobile device is used to determine, based at least in part on the destination, to redirect the network communication to a proxy associated with the destination. The network communication is sent to the proxy associated with the destination. In various embodiments, one or both of metering network traffic by destination and/or domain and filtering network communications and/or portions thereof based on the destination and/or domain may be performed. | 10-01-2015 |
20150319143 | SECURE MOBILE APP CONNECTION BUS - A secure mobile application connection bus is disclosed. First encryption information and an identifier associated with a data storage location on a mobile device are provided from a first application to a second application. Second encryption information associated with the second mobile application is retrieved from the data storage location. The second mobile application is configured to provide data to the data storage location. Data is transferred securely between the first mobile application and the second mobile application via the data storage location. | 11-05-2015 |
20150319251 | DISTRIBUTED MANAGEMENT WITH EMBEDDED AGENTS IN ENTERPRISE APPS - Distributed mobile device management including a plurality of management agents is disclosed. Management-related information may be retrieved from a storage location accessible to a plurality of management agents. The management-related information may have been provided to the storage location from a management agent associated with a managed application. And at least one operation may be performed based at least in part on the management-related information. | 11-05-2015 |
Min C. Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20120270424 | EDGE CONNECTOR FOR SHIELDED ADAPTER - Electrical connections that provide a highly manufacturable, well-shielded path from a cable to a printed circuit board. One example provides a path that includes a card and a connector. Conductors in a cable may be attached to a card. The card may be shielded with a ground plane on one or more sides and edges. The card may insert into a connector that may be attached to a printed circuit board. The connector may include a shield that may have a top portion that forms electrical contact with a ground plane on a top of a card inserted in the connector. The connector may have an opening for accepting the card that is defined by the top portion of the shield and a plurality of rows of contacts. The rows of contacts may include an outer row of ground contacts, and an inner row of signal contacts. | 10-25-2012 |
Minjeong Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140351914 | Identity Verification for Online Education - Performing identity verification for online education is disclosed. In response to receiving a notification of a submission event, a user is prompted to provide authentication information including at least one of a plurality of types of information. Authentication information received is compared to at least a portion of stored enrollment information associated with the user with which the received authentication information is associated. The stored enrollment information includes at least two different types of information collected during an enrollment phase, including the at least one type of information solicited during the user prompting. In the event that matching criteria are met based at least in part the comparison a first action is performed. In the event that matching criteria are not met based at least in part on the comparison, a second action that is different from the first action is performed. | 11-27-2014 |
Moon Jung Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140168234 | LOW POWER DISPLAY PORT WITH ARBITRARY LINK CLOCK FREQUENCY - Embodiments of an apparatus for implementing a display port interface are disclosed. The apparatus may include a source processor and a sink processor coupled through an interface. The source processor may be operable to select a frequency from a continuous range of frequencies, and transmit data to the sink processor at the selected frequency. A phase lock circuit may be included in the sink processor. The phase lock circuit may be configured to generate a signal at the selected frequency dependent upon the transmitted data. The generated signal may be in phase with the transmitted data. | 06-19-2014 |
20140173313 | LINK CLOCK CHANGE DURING VERITCAL BLANKING - Embodiments of an apparatus for implementing a display port interface are disclosed. The apparatus may include a source processor and a sink processor coupled through an interface. The interface may include a primary link, and an auxiliary link. The source processor may be operable to send a wake-up command to the sink processor via the auxiliary link, which may indicate a change in frequency on the primary link. The source processor to the sink processor via the primary link may send initialization parameters, which may include a clock data recovery lock parameter and an idle parameter. | 06-19-2014 |
Myounghwan Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20120204048 | MECHANISM FOR LOW POWER STANDBY MODE CONTROL CIRCUIT - Embodiments of the invention are generally directed to a low power standby mode control circuit. An embodiment of an apparatus includes a processor, an interface for a connection with a second apparatus, and an operational circuit, wherein the processor is to disable one or more power connections to the operational circuit in a standby mode. The apparatus further includes a standby mode control circuit, the standby control circuit to operate using a standby power source, wherein the standby mode control circuit is to detect a stimulus signal from the second apparatus and in response to the stimulus signal the standby control circuit is to signal the processor, the processor to enable the one or more power connections of the operational circuit. | 08-09-2012 |
Peter Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130130787 | METHOD AND APPARATUS FOR CONDUCTING OR FACILITATING A PROMOTION - A method and apparatus for conducting a promotion and for distributing promotions to potential users provide a merchant or promotion organizer flexibility in the way they conduct the promotion as well as an ability to change one or more aspects of the promotion during the operation of the promotion. One or more outcomes are generated by a controller and provided to a user. In addition, one or more codes which allow the outcomes to be revealed or unlocked are generated by the controller and provided to an intermediary. In exchange for completing or satisfying a qualifying action or criteria, the user may receive a code from the intermediary. The user can then unlock an outcome to reveal a prize, benefit, symbol, value, etc., associated with the unlocked outcome. The user may provide a redemption request to either the controller or the intermediary based on the unlocked outcome to receive a benefit or prize associated with the unlocked outcome. | 05-23-2013 |
20150018090 | METHOD AND APPARATUS FOR CONDUCTING OR FACILITATING A PROMOTION - In accordance with some embodiments, a method provides for facilitating play of a game on a mobile device by recognizing inputs provided by a user, at least one of the inputs causing progress in the game. In accordance with one embodiment, a code is received at the mobile device, in response to which code access to an outcome is provided. Upon an outcome redemption request being received, a benefit associated with the outcome may be provided. The benefit may, in some embodiments, be capable of changing play of the game by the user. | 01-15-2015 |
Sung H. Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130229764 | QUICK RELEASE STRUCTURES FOR A MEMORY DRIVE - Quick release couplings for releasably coupling components to the computer are disclosed. The quick release coupling mechanisms are generally configured to allow tool-less placement of the components relative to the computer. That is, the quick release coupling mechanisms are configured to perform their couplings without using conventional fasteners such as screws, bolts, etc. By eliminating use of fasteners, the components may be inserted and removed from the computer without using tools (e.g., tool-less). Furthermore, the quick release couplings are easy to maneuver thereby enabling quick and straightforward assembly and disassembly of the components to and from the computer (e.g., quick release). For example, the components may be inserted and removed by a simple pushing or pulling motion, and/or by a simple flick of a latch or handle. | 09-05-2013 |
Sungjoon Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20080235528 | PROGRESSIVE POWER CONTROL OF A MULTI-PORT MEMORY DEVICE - A method and system for progressively reducing the power consumption of a serial memory device is provided, called the power control system. The power control system monitors the ports of a multi-port serial memory so that they can be enabled or disabled on a per-port basis. When data is not being transmitted or received on a port, a series of steps are taken to progressively de-power portions of the port and cause the port to enter into a low-power state. By disabling certain ports and placing ports in a low-power state, the power consumption of the overall serial port memory is significantly reduced. | 09-25-2008 |
20100106917 | METHOD AND SYSTEM FOR IMPROVING SERIAL PORT MEMORY COMMUNICATION LATENCY AND RELIABILITY - A method, apparatus and system for reducing memory latency is disclosed. In one embodiment, data between a host computer system and a memory is communicated via a port or a group of ports at the memory over multiple time intervals, wherein the host computer is coupled to the memory. Further, a command associated with the data is communicated between the host computer system and the memory via the port or the group of ports over a single time interval. | 04-29-2010 |
20120231974 | Self-Assembling High Density Ordered Patterned Biomolecule Array and Method for Making and Using the Same - A method for fabricating a universal substrate for attaching biomolecules, including sequencing features and the resulting substrate. A method of direct detection of analytes utilizes a Complementary Metal Oxide Semiconductor (CMOS) sensor with the substrate. | 09-13-2012 |
20130173974 | COMPUTER MEMORY TEST STRUCTURE - A method and apparatus for a computer memory test structure. An embodiment of a method for testing of a memory board includes testing a memory of the memory board, where testing the memory including use of a built-in self-test structure to provide a first test pattern for the memory. The method further includes testing an IO (input output) interface of the memory with a host, where testing of the IO interface includes use of the built-in self-test structure to provide a second test pattern for the IO interface. | 07-04-2013 |
20130282991 | METHOD AND SYSTEM FOR IMPROVING SERIAL PORT MEMORY COMMUNICATION LATENCY AND RELIABILITY - A method, apparatus and system for reducing memory latency is disclosed. In one embodiment, data between a host computer system and a memory is communicated via a port or a group of ports at the memory over multiple time intervals, wherein the host computer is coupled to the memory. Further, a command associated with the data is communicated between the host computer system and the memory via the port or the group of ports over a single time interval. | 10-24-2013 |
20140115414 | COMPUTER MEMORY TEST STRUCTURE - A method and apparatus for a computer memory test structure. An embodiment of a method for testing of a memory board includes testing a memory of the memory board, where testing the memory including use of a built-in self-test structure to provide a first test pattern for the memory. The method further includes testing an IO (input output) interface of the memory with a host, where testing of the IO interface includes use of the built-in self-test structure to provide a second test pattern for the IO interface. | 04-24-2014 |
20150032975 | Method and System for Improving Serial Port Memory Communication Latency and Reliability - A method, apparatus and system for reducing memory latency is disclosed. In one embodiment, data between a host computer system and a memory is communicated via a port or a group of ports at the memory over multiple time intervals, wherein the host computer is coupled to the memory. Further, a command associated with the data is communicated between the host computer system and the memory via the port or the group of ports over a single time interval. | 01-29-2015 |
Sung Joon Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20110004793 | COMPUTER MEMORY TEST STRUCTURE - A method and apparatus for a computer memory test structure. An embodiment of a method for testing of a memory board includes testing a memory of the memory board, where testing the memory including use of a built-in self-test structure to provide a first test pattern for the memory. The method further includes testing an IO (input output) interface of the memory with a host, where testing of the IO interface includes use of the built-in self-test structure to provide a second test pattern for the IO interface. | 01-06-2011 |
Taehyun Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20150333053 | ELECTROSTATIC DISCHARGE DIODE - A method includes thinning a back-side of a substrate to expose a portion of a first via that is formed in the substrate. The method also includes forming a first diode at the back-side of the substrate. The first diode is coupled to the first via. | 11-19-2015 |
Taeyoon Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20150043357 | Techniques for Radio Link Problem and Recovery Detection in a Wireless Communication System - A technique for radio link detection in a wireless communication system includes estimating a first error rate of an indicator channel. In this case, the indicator channel includes an indication of a number of symbols in a control channel. A second error rate of the control channel is also estimated. The first and second error rates are then combined to provide a performance metric. Based on the performance metric, a determination is made as to whether a radio link problem exists. | 02-12-2015 |
20150043359 | Techniques for Radio Link Problem and Recovery Detection in a Wireless Communication System - A technique for radio link detection in a wireless communication system includes estimating a first error rate of an indicator channel. In this case, the indicator channel includes an indication of a number of symbols in a control channel. A second error rate of the control channel is also estimated. The first and second error rates are then combined to provide a performance metric. Based on the performance metric, a determination is made as to whether a radio link problem exists. | 02-12-2015 |
Tom Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130138679 | Database query optimization and cost estimation - Described are systems and methods relating to database query optimization and query cost estimation. The approach is described in the context of searching balanced and semi-balanced tree indexes such as B-trees, B+ trees, and R-B trees. The described approach may be used for both simple and composite queries, and the described approach may be used for relational queries, i.e., where a variable is less than or greater than a certain value and the database is being used to find the set of records that satisfy the relation. Further, the described approach may be used for generalized N-ary tree queries and cost estimations. | 05-30-2013 |
Tom M. Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20110066591 | POLICY-BASED STORAGE STRUCTURE DISTRIBUTION - Policy-based storage and retrieval combined with a distribution algorithm results in automatic and even distribution of policy-based storage structures across a set of nodes and dynamic, automated homing or ownership of policy-based storage structures. Large numbers of policy-based storage structures may be distributed without manual administration, allowing for rapid creation and destruction of storage structures. The overall load may be distributed and balanced across the server pool. Multiple entries having the same key value in a database- or table-like structure allow for distribution of policy-based storage and retrieval by key value and for queue semantics to be utilized for microqueues in the large database- or table-like structure. | 03-17-2011 |
Woopoung Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20100309964 | ASYMMETRIC COMMUNICATION ON SHARED LINKS - Embodiments of a system that communicates bidirectional data between two devices via shared links is described. In this system, data is transmitted on the shared links by one of the devices using single-ended drivers, and corresponding symbols are received on the shared links by the other device using differential comparison circuits. The data may be encoded as a series of parallel codewords prior to transmission. Each shared link may communicate a respective symbol in each codeword, which can have one of two possible logical values (e.g., a logic 0 or a logic 1). The corresponding symbols received by the other device may comprise a parallel symbol set, and each of the differential comparison circuits may compare symbols received on pairs of the shared links. A decoder in the other device may decode a respective parallel symbol set from the outputs of the differential comparison circuits to recover the encoded data. | 12-09-2010 |
Yongbum Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20110022713 | Method and System for Leasing of Network Services and Applications Based on a Usage Pattern - Aspects of a method and system for predictive leasing of network services and applications based on a usage pattern may comprise a management entity that coordinates operation of one or more endpoint devices. A user profile associated with the one or more endpoint devices may be received by the management entity, wherein the management entity may utilize the user profile associated with the one or more endpoint devices and a usage pattern associated with the one or more endpoint devices to determine leasing information for the one or more endpoint devices. The management entity may be operable to communicate the determined leasing information to the one or more endpoint devices. The leasing information may comprise leasing services and/or applications to the one or more endpoint devices. | 01-27-2011 |
20130013782 | METHOD AND SYSTEM FOR LEASING OF NETWORK SERVICES AND APPLICATIONS BASED ON A USAGE PATTERN - Aspects of a method and system for predictive leasing of network services and applications based on a usage pattern may comprise a management entity that coordinates operation of one or more endpoint devices. A user profile associated with the one or more endpoint devices may be received by the management entity, wherein the management entity may utilize the user profile associated with the one or more endpoint devices and a usage pattern associated with the one or more endpoint devices to determine leasing information for the one or more endpoint devices. The management entity may be operable to communicate the determined leasing information to the one or more endpoint devices. The leasing information may comprise leasing services and/or applications to the one or more endpoint devices. | 01-10-2013 |
20140173757 | Method And System For Integrating Remote Devices Into A Domestic VLAN - A gateway network device may establish secure connections to a plurality of remote network devices using tunneling protocols to distribute to the remote network devices multimedia content received from one or more content providers. The consumption of the multimedia content may originally be restricted to local network associated with the gateway network device. The secure connections may be set up using L2TP protocol, and the L2TP tunneling connections may be secured using IPSec protocol. Use of multimedia content may be restricted based on DRM policies of the content provider. DRM policies may be implemented using DTCP protocol, which may restrict use of the multimedia content based on roundtrip times and/or IP subnetting. Each content provider may use one or more VLAN identifiers during communication of the multimedia content to the gateway network device, and the gateway network device may associate an additional VLAN identifier with each secure connection. | 06-19-2014 |
Yong Man Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20110113457 | DISTRIBUTED PLATFORM OF TELEVISION BROADCASTING SYSTEM STRUCTURE BASED ON INTERNET PROTOCOL NETWORK - A distributed interne protocol television network system is provided which can expand its bandwidth and support an unlimited number of content and program providers because encrypted and packetized video is streamed by the content and program providers directly to the end user through a broadband network and not through a network operations center that is part of the system. The video will appear to the end user as if it came from the network operating center but it does not. The network operating center has a management function that requires less bandwidth. The distributed network structure will include broad-caster servers supplied to each of the content or program providers and acting in cooperation with management software in the network operating center that supports operation of the network. | 05-12-2011 |
Young-Eon Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20110128452 | Bi-Directional Broadcasting System for a Small Space - The present invention relates to a bi-directional broadcasting system for a small space. More particularly, multiple users enjoy the optimum surround sound and pursue the best convenience simultaneously by wirelessly connected an external receiver, multiple headphones, and external speakers which can be installed and composed variously, while watching a video media which was received through a television transmitting and receiving antenna or external signal input devices by a host television, that was related to a bi-directional broadcasting system for a small space. | 06-02-2011 |
Youngjae Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20090034592 | Crosstalk Cancellation in Digital Subscriber Line Communications - A digital subscriber line (DSL) modem that has a canceller digital filter for cancelling crosstalk and RF interference in a received DSL signal is disclosed. The modem includes common-mode sense circuitry and also differential-mode sense circuitry. Samples of the common-mode signal are acquired during a “quiet” period of initialization of the DSL modem, and samples of the differential-mode signal are acquired during live transmission of a DSL signal. An estimate of an autocorrelation function is obtained from the common-mode samples, and a cross-correlation of the common-mode samples and differential-mode samples is also estimated. Digital filter coefficients are derived from these estimates, based on the assumption that the common-mode samples acquired during the “quiet” phase represent crosstalk and RF interference present during differential-mode communications. The digital filter coefficients can also be updated during showtime of the DSL link, using an expanded number of samples of the common-mode and differential-mode signals. | 02-05-2009 |
20100067596 | METHODS AND SYSTEMS FOR HYBRID MIMO DECODING - Certain embodiments of the present disclosure allow a receiver to utilize both a minimum mean square error (MMSE) detection algorithm and a maximum likelihood (ML) detection algorithm. The receiver may control, based on various conditions, a mode selection signal to select between output generated with the MMSE detection algorithm and the ML detection algorithm. By sharing logical components, certain embodiments may allow a receiver to implement both ML and MMSE detection algorithms with minimal computational overhead when compared to implementing a single one of the decoding algorithms. | 03-18-2010 |
20100067600 | MMSE MIMO DECODER USING QR DECOMPOSITION - Aspects of the disclosure provide unbiased channel equalization applied in a MIMO OFDM system with spatial multiplexing. According to certain embodiments, a MMSE receiver can be implemented with the QR decomposition (QRMMSE detection) instead of direct inversion of channel matrix by exploiting an augmented channel matrix. A simple and efficient bias removal technique is presented herein, whereby unbiased QRMMSE equalization may provide identical detection accuracy as a conventional unbiased MMSE approach. For certain embodiments, multiple access interference may be further reduced if the VBLAST version of the unbiased QRMMSE detection is applied. | 03-18-2010 |
20100167653 | METHODS AND SYSTEMS FOR CO-CHANNEL INTERFERENCE CANCELLATION IN WIRELESS NETWORKS - Certain embodiments of the present disclosure relate to methods for mitigating interference of signals transmitted to a mobile station (MS) from a plurality of neighboring base stations. By applying a proposed spatio-frequency modulation (SFM) technique at a serving base station (BS) and at each interfering BS, a co-channel interference (CCI) from interfering base stations can be efficiently mitigated at the MS and signal transmitted from the serving BS can be more accurately decoded. | 07-01-2010 |
20120281553 | IDLE MODE RECEIVE ANTENNA DIVERSITY SYSTEM - Electronic devices may be provided that contain wireless communications circuitry. The wireless communications circuitry may include radio-frequency transceiver circuitry coupled to multiple antennas. An electronic device may alternate between a sleep mode and a wake mode. During wake mode, the electronic device may monitor a paging channel in a wireless network for incoming paging signals. The device may use either a single antenna mode or a multiple antenna mode such as a dual antenna mode in monitoring the paging channel. In the single antenna mode, a single active antenna is used to receive paging signals. In the dual antenna mode two antennas are simultaneously used to receive paging signals. The device may choose which antenna mode to use based on signal quality measurements and history information on successfully received paging signals. | 11-08-2012 |
20120282982 | ELECTRONIC DEVICE WITH IDLE MODE ANTENNA SWITCHING - Electronic devices may be provided that contain wireless communication circuitry. The wireless communication circuitry may include radio-frequency transceiver circuitry coupled to multiple antennas. An electronic device may alternate between a sleep mode and a wake mode. During wake mode, the electronic device may monitor a paging channel in a wireless network for incoming paging signals. The device may use a selected one of the multiple antennas in monitoring the paging channel. If received signal quality is satisfactory, the device may maintain use of the selected one of the multiple antennas for subsequent wake period monitoring of the paging channel. If received signal quality falls below a threshold or is otherwise indicated to not be satisfactory, the device may switch to use of a different one of the multiple antennas in monitoring the paging channel. Other criteria may also be used in controlling the switching between antennas for paging channel monitoring. | 11-08-2012 |
20130035103 | METHODS FOR TRANSMIT ANTENNA SWITCHING DURING UPLINK ACCESS PROBING - Electronic devices may be provided that contain wireless communication circuitry. The wireless communication circuitry may include radio-frequency transceiver circuitry coupled to first and second antennas. An electronic device may send network access probe signals to a base station in a wireless network. If the base station responds with a corresponding acknowledgement, the electronic device and base station may establish a wireless communication link such as a cellular telephone link. In response to failure to receive the acknowledgement signal from the base station, the electronic device may increase the transmit power of a successive network access probe signal. The electronic device may switch between use of the first and second antennas when transmitting the network access probe signals. The electronic device may alternate between the first and second antennas or may use other antenna usage patterns. | 02-07-2013 |
20130225094 | METHODS AND APPARATUS FOR INTELLIGENT RECEIVER OPERATION - Methods and apparatus for adaptively adjusting receiver operation for e.g., power optimization. In one embodiment, operation during diversity operation is adaptively adjusted. Diversity techniques consume significantly more power than non-diversity operation. However, the performance gain from receiver diversity is not always predictable. Consequently, in one embodiment, a device evaluates the overall performance gain contributed by diversity operation and, where the performance gain is insignificant or inadequate, the device disables diversity operation. In one implementation, the device can operate in a static single antenna mode, a dynamic single antenna mode and a dynamic multiple antenna mode. | 08-29-2013 |
20130260758 | APPARATUS AND METHODS FOR SYNCHRONIZATION RECOVERY IN A HYBRID NETWORK - Methods and apparatus for synchronizing operational state during hybrid network operation. In one embodiment, the various access technologies that makeup the hybrid network not fully synchronized. Thus, a wireless device operating in a mixed mode must be capable of managing synchronization across multiple access technologies. The wireless device is configured to estimate an expected “tune-away” period when disengaging with a one access technology to address events (for example, link maintenance, calls, data, and the like) or perform monitoring on a second access technology. The estimate is then used by the device to adjust its operational parameters on the technology from which it is tuning away. This ensures smooth switching away from and back to the various network technologies. | 10-03-2013 |
20130288624 | METHODS AND APPARATUS FOR ADAPTIVE RECEIVER DIVERSITY IN A WIRELESS NETWORK - Apparatus and methods for implementing “intelligent” receive diversity management in e.g., a mobile device. In one implementation, the mobile device includes an LTE-enabled UE, and the intelligent diversity management includes selectively disabling receive diversity (RxD) in that device upon meeting a plurality of criteria including (i) a capacity criterion, and (ii) a connectivity criterion. In one variant, the capacity criterion includes ensuring that an achievable data rate associated with a single Rx (receive) chain is comparable to that with RxD. | 10-31-2013 |
20150079917 | Methods and Apparatus for Adaptive Receiver Diversity in a Wireless Network - Apparatus and methods for implementing “intelligent” receive diversity management in e.g., a mobile device. In one implementation, the mobile device includes an LTE-enabled UE, and the intelligent diversity management includes selectively disabling receive diversity (RxD) in that device upon meeting a plurality of criteria including (i) a capacity criterion, and (ii) a connectivity criterion. In one variant, the capacity criterion includes ensuring that an achievable data rate associated with a single Rx (receive) chain is comparable to that with RxD. | 03-19-2015 |
20150092712 | System and Method for Searching for a Control Channel - A method performed at a base station and a corresponding method performed at a station receiving a transmission from the base station. The methods relate to signaling the station as to a number of PDCCH information that is included in the transmission so the station may terminate a search when the station has identified the PDCCHs in the transmission. The method performed by the station includes receiving the transmission that includes at least one PDCCH information, each PDCCH information having a respective mapped downlink control information (DCI). The method further includes detecting one of the PDCCH information in the transmission and determining lengths of information bits of the DCI and the PDCCH information. The method also includes terminating a search for a further one of the PDCCH information when a first type of padding is used for the mapping of the DCI over the PDCCH information based on the lengths. | 04-02-2015 |
Young-Jae Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140153791 | Fake Fingerprint Detection System - Methods and Apparatus are provided for fake fingerprint detection. In one embodiment, an apparatus for determining validity of a fingerprint includes a prism having an imaging surface configured to be touched by a fingerprint, one or more light sources configured to produce an image based on a refractive index of a material presented in association with the fingerprint, one or more imaging sensors configured to capture the image, and a controller configured to determine validity of the fingerprint based on whether the image has been masked. | 06-05-2014 |
20140314044 | Device and Method for Discovery Channel Hopping Scheme - A device and method generates a hopping scheme for mobile stations of a wireless network. The method includes receiving a number of channels N of the wireless network. The method includes generating a shuffling matrix as a function of the number of channels N, each row of the shuffling matrix being indicative of a respective one of the mobile stations, each column of the shuffling matrix being indicative of a respective broadcast time of a discovery signal in a hopping scheme. The method includes generating the hopping scheme for the mobile stations in the channels as a function of the shuffling matrix. The hopping scheme maximizes an interval between two consecutive broadcast times that any two of the mobile stations are assigned to transmit discovery signals on adjacent channels. | 10-23-2014 |
Yuchul Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130225094 | METHODS AND APPARATUS FOR INTELLIGENT RECEIVER OPERATION - Methods and apparatus for adaptively adjusting receiver operation for e.g., power optimization. In one embodiment, operation during diversity operation is adaptively adjusted. Diversity techniques consume significantly more power than non-diversity operation. However, the performance gain from receiver diversity is not always predictable. Consequently, in one embodiment, a device evaluates the overall performance gain contributed by diversity operation and, where the performance gain is insignificant or inadequate, the device disables diversity operation. In one implementation, the device can operate in a static single antenna mode, a dynamic single antenna mode and a dynamic multiple antenna mode. | 08-29-2013 |
20130288624 | METHODS AND APPARATUS FOR ADAPTIVE RECEIVER DIVERSITY IN A WIRELESS NETWORK - Apparatus and methods for implementing “intelligent” receive diversity management in e.g., a mobile device. In one implementation, the mobile device includes an LTE-enabled UE, and the intelligent diversity management includes selectively disabling receive diversity (RxD) in that device upon meeting a plurality of criteria including (i) a capacity criterion, and (ii) a connectivity criterion. In one variant, the capacity criterion includes ensuring that an achievable data rate associated with a single Rx (receive) chain is comparable to that with RxD. | 10-31-2013 |
20140314044 | Device and Method for Discovery Channel Hopping Scheme - A device and method generates a hopping scheme for mobile stations of a wireless network. The method includes receiving a number of channels N of the wireless network. The method includes generating a shuffling matrix as a function of the number of channels N, each row of the shuffling matrix being indicative of a respective one of the mobile stations, each column of the shuffling matrix being indicative of a respective broadcast time of a discovery signal in a hopping scheme. The method includes generating the hopping scheme for the mobile stations in the channels as a function of the shuffling matrix. The hopping scheme maximizes an interval between two consecutive broadcast times that any two of the mobile stations are assigned to transmit discovery signals on adjacent channels. | 10-23-2014 |
20150071276 | System and Method for Performing Hybrid Automatic Repeat Request (HARQ) in a WLAN System - A method and device for decoding packets received via a wireless local area network. The method performed by the device including receiving a packet, the packet including a signal portion and a data portion, verifying the signal portion of the packet is valid, determining if the packet is destined for the device, determining if the packet is a retransmission, combining, when the packet is a retransmission, information from the data portion of the packet with stored information from a previously received packet having a data portion that was not successfully decoded and attempting to decode the packet based at least in part on the information and stored information. | 03-12-2015 |
20150079917 | Methods and Apparatus for Adaptive Receiver Diversity in a Wireless Network - Apparatus and methods for implementing “intelligent” receive diversity management in e.g., a mobile device. In one implementation, the mobile device includes an LTE-enabled UE, and the intelligent diversity management includes selectively disabling receive diversity (RxD) in that device upon meeting a plurality of criteria including (i) a capacity criterion, and (ii) a connectivity criterion. In one variant, the capacity criterion includes ensuring that an achievable data rate associated with a single Rx (receive) chain is comparable to that with RxD. | 03-19-2015 |
20150092712 | System and Method for Searching for a Control Channel - A method performed at a base station and a corresponding method performed at a station receiving a transmission from the base station. The methods relate to signaling the station as to a number of PDCCH information that is included in the transmission so the station may terminate a search when the station has identified the PDCCHs in the transmission. The method performed by the station includes receiving the transmission that includes at least one PDCCH information, each PDCCH information having a respective mapped downlink control information (DCI). The method further includes detecting one of the PDCCH information in the transmission and determining lengths of information bits of the DCI and the PDCCH information. The method also includes terminating a search for a further one of the PDCCH information when a first type of padding is used for the mapping of the DCI over the PDCCH information based on the lengths. | 04-02-2015 |
Yudong Kim, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20090020743 | SEMICONDUCTOR STRUCTURE, IN PARTICULAR PHASE CHANGE MEMORY DEVICE HAVING A UNIFORM HEIGHT HEATER - A phase change memory formed by a plurality of phase change memory devices having a chalcogenide memory region extending over an own heater. The heaters have all a relatively uniform height. The height uniformity is achieved by forming the heaters within pores in an insulator that includes an etch stop layer and a sacrificial layer. The sacrificial layer is removed through an etching process such as chemical mechanical planarization. Since the etch stop layer may be formed in a repeatable way and is common across all the devices on a wafer, considerable uniformity is achieved in heater height. Heater height uniformity results in more uniformity in programmed memory characteristics. | 01-22-2009 |
20090026437 | Copper compatible chalcogenide phase change memory with adjustable threshold voltage - A phase change memory cell may include two or more stacked or unstacked series connected memory elements. The cell has a higher, adjustable threshold voltage. A copper diffusion plug may be provided within a pore over a copper line. By positioning the plug below the subsequent chalcogenide layer, the plug may be effective to block copper diffusion upwardly into the pore and into the chalcogenide material. Such diffusion may adversely affect the electrical characteristics of the chalcogenide layer. | 01-29-2009 |
20090050872 | PROCESS FOR MANUFACTURING A COPPER COMPATIBLE CHALCOGENIDE PHASE CHANGE MEMORY ELEMENT AND CORRESPONDING PHASE CHANGE MEMORY ELEMENT - A copper-diffusion plug | 02-26-2009 |
20100163827 | FORMING PHASE CHANGE MEMORY CELLS - Small phase change memory cells may be formed by forming a segmented heater over a substrate. A stop layer may be formed over the heater layer and segmented with the heater layer. Then, sidewall spacers may be formed over the segmented heater to define an aperture between the sidewall spacers that may act as a mask for etching the stop layer over the segmented heater. As a result of the etching using the sidewall spacers as a mask, sublithographic pore may be formed over the heater. Phase change material may be formed within the pore. | 07-01-2010 |
20110223738 | FORMING PHASE CHANGE MEMORY CELLS - Small phase change memory cells may be formed by forming a segmented heater over a substrate. A stop layer may be formed over the heater layer and segmented with the heater layer. Then, sidewall spacers may be formed over the segmented heater to define an aperture between the sidewall spacers that may act as a mask for etching the stop layer over the segmented heater. As a result of the etching using the sidewall spacers as a mask, sublithographic pore may be formed over the heater. Phase change material may be formed within the pore. | 09-15-2011 |