David Sun
David Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110068166 | APPARATUS AND METHOD FOR AUTHENTICATING PRODUCTS - A computer readable medium including executable instructions to analyze radio frequency (RF) tag information includes executable instruction to access cross-enterprise RF tag information, identify a product transition based upon the cross-enterprise RF tag information, and define a new product path based upon the product transition, where the new product path defines product pedigree information. Additional executable instructions authenticate a user, secure product information, supply product pedigree information corresponding to the product information, and verify the pedigree of the product based upon the product pedigree information. | 03-24-2011 |
David Sun, Fountain Valley, CA US
Patent application number | Description | Published |
---|---|---|
20100268873 | FLASH MEMORY CONTROLLER UTILIZING MULTIPLE VOLTAGES AND A METHOD OF USE - A Flash memory controller is disclosed. The Flash memory controller comprises a host interface, a Flash memory interface, controller logic coupled between the host interface, the controller logic handling a plurality of voltages. The controller also includes a mechanism for allowing a multiple voltage host to interface with a high voltage or a multiple voltage Flash memory. A multiple voltage Flash memory controller in accordance with the present invention provides the following advantages over conventional Flash memory controllers: (1) a voltage host is allowed to interface with multiple Flash memory components that operate at different voltages in any combination; (2) power consumption efficiency is improved by integrating the programmable voltage regulator, and voltage comparator mechanism with the Flash memory controller; (3) External jumper selection is eliminated for power source configuration; and (4) Flash memory controller power source interface pin-outs are simplified. | 10-21-2010 |
20110058327 | FLASH MEMORY CARD EXPANDER - Method and system for expanding the memory capacity of devices that use flash memory cards. In one aspect, a memory card expander assembly includes an adaptor shaped to be connected to a memory card slot of a host device, and a receptacle assembly in communication with the adaptor and operative to be attached to the host device. The receptacle assembly includes an expanded memory card slot operative to connect to a memory card such that the host device can communicate with the connected memory card when the adaptor is connected to the memory card slot. | 03-10-2011 |
20110179369 | MANAGING AND INDENTIFYING MULTIPLE MEMORY STORAGE DEVICES - A management hub is disclosed. The management hub comprises an interface; a master hub controller coupled to the interface; a plurality of ports coupled to the master hub controller; a microcontroller coupled to the master hub controller; and hub setting switch and a slave hub controller coupled to the microcontroller and the plurality of ports. The management hub also includes a memory device coupled to the microcontroller, the memory device including a hidden drive information partition and a hidden drive organizer partition for managing and identifying information in various drives coupled to the plurality of ports, wherein when the management hub is first connected to a host system the drives are displayed in an inactive state. | 07-21-2011 |
David Sun, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20100043868 | System and method for integrated solar power generator - Apparatuses, methods, and systems directed to an integrated solar electric power generation system. Some embodiments of the present invention allow the integrated solar electric power system to be plugged into a wall outlet to supply electrical power via an extension cord. Other embodiments of the present invention can be used outdoors and plugged into an outdoor wall outlet. Yet other embodiments of the present invention comprise integrated solar electric power systems that may be used indoors and connected to an indoor wall outlet to supply the generated electric power. | 02-25-2010 |
20100194202 | System and method for integrated solar power generator with micro inverters - Apparatuses, methods, and systems directed to an integrated solar electric power generation system. Some embodiments of the present invention comprise one or more integrated photovoltaic solar panels each incorporating one or more solar modules which convert Sun light energy to DC electric power and one or more micro inverters which convert DC power received from the solar modules to produce AC power. The integrated solar panel provides connections that can be easily connected to additional integrated photovoltaic solar panels. Other embodiments of the present invention can be used to connect multiple integrated solar panels through an AC bus to which an AC load center is connected and provides power to the application electrical power loads and/or a utility grid. Yet other embodiments of the present invention comprise one or more integrated solar panels that are connected through one or more local AC buses. The local AC buses are then connected through a main bus to an AC load center that provides power to the application electrical power loads and/or a utility grid. | 08-05-2010 |
David Sun, Taipei Hsieh TW
Patent application number | Description | Published |
---|---|---|
20090159217 | Push-button controlled correction tape - The present invention relates to a push-button controlled correction tape, comprising: a casing, which is provided with an accommodating space, as well as an upper covering, a lower covering, and an assembling covering; a tape holder, which is placed in the accommodating space of the casing, and is provided with a first assembly, a second assembly, a tape exporting device, and an applicator head, wherein the first assembly is provided with a pair of poles; a pressing mechanism, which is placed on one side of the rear coving of the casing, and is provided with a pressing portion, a guiding block and a sliding bar. The pressing portion is provided with a receiving tube, which is used to receive the pole of the first assembly. The guiding block is provided with a first guiding path, and the sliding bar is provided with a guiding bar, by pushing the pressing portion, the guiding bar of the sliding bars would force the guiding bar to move to a preset position along the first guiding path due to the pushing from the guiding block. Furthermore, the receiving tube would push the poles of the tape holder, forcing the tape holder to move forwards, at this moment, the tape holder would experience a compression elastic force, so the applicator head would expose outside the circular opening of the casing. | 06-25-2009 |
David Sun, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20090073788 | Repairing Advanced-Memory Buffer (AMB) with Redundant Memory Buffer for Repairing DRAM on a Fully-Buffered Memory-Module - A repairing fully-buffered memory module can have memory chips with some defects such as single-bit errors. A repair controller is added to the Advanced Memory Buffer (AMB) on the memory module. The AMB fully buffers memory requests that are sent as serial packets over southbound lanes from a host. Memory-access addresses are extracted from the serial packets by the AMB. The repair controller compares the memory-access addresses to repair addresses and diverts access from defective memory chips to a spare memory for the repair addresses. The repair addresses can be located during testing of the memory module and programmed into a repair address buffer on the AMB. The repair addresses could be first programmed into a serial-presence-detect electrically-erasable programmable read-only memory (SPD-EEPROM) on the memory module, and then copied to the repair address buffer on the AMB during power-up. | 03-19-2009 |
20090137070 | Manufacturing Method for Partially-Good Memory Modules with Defect Table in EEPROM - A manufacturing method makes memory modules from partially-good DRAM chips soldered to its substrate. The partially-good DRAM chips have a number of defective memory cells that is below a test threshold, such as 10%. Packaged DRAM chips are optionally pre-screened and considered to pass when the number of defects found is less than the test threshold. A defect table is created during testing and written to a serial-presence-detect electrically-erasable read-only memory (SPD-EEPROM) on the memory module. The memory module is finally tested on a target-system tester that reads the defect table during booting, and redirects memory access to defective memory locations identified by the defect table. The memory modules may be burned in or tested at various temperatures and voltages to increase reliability. | 05-28-2009 |
David Sun, Kildeer, IL US
Patent application number | Description | Published |
---|---|---|
20110251109 | Fluidic methods for devices for parallel chemical reactions - Fluidic methods and devices for conducting parallel chemical reactions are disclosed. The methods are based on the use of in situ photogenerated reagents such as photogenerated acids, photogenerated bases, or any other suitable chemical compounds that produce active reagents upon light radiation. The present invention describes devices and methods for performing a large number of parallel chemical reactions without the use of a large number of valves, pumps, and other complicated fluidic components. The present invention provides microfluidic devices that contain a plurality of microscopic vessels for carrying out discrete chemical reactions. Other applications may include the preparation of microarrays of DNA and RNA oligonucleotides, peptides, oligosaccharides, phospholipids and other biopolymers on a substrate surface for assessing gene sequence information, screening for biological and chemical activities, identifying intermolecular complex formations, and determining structural features of molecular complexes. | 10-13-2011 |
David Sun, Great Falls, VA US
Patent application number | Description | Published |
---|---|---|
20140281320 | Forensic Computer Examination Systems and Methods - Systems, methods, and computer program products for facilitating write-protected virtual access to a target computing device, wherein the use and inspection of the computer device may occur without altering the digital data thereon, are disclosed. In an aspect, a user inserts a virtualization media device, which will boot the computer system in a write-protected mode. The computing device will operate through an operating system on the target computing device and instantiate the subject computer through a virtual machine environment. Such virtualization will protect target computing device files from accidental alteration during, for example, investigatory searches of the target computing device storage device. | 09-18-2014 |
David Sun, Fincastle, VA US
Patent application number | Description | Published |
---|---|---|
20150331629 | ON-BOARD CHIP READER ADAPTER (OCRA) - A device to read data stored on a memory device of a printed circuit board (PCB) while the memory device is installed on the PCB is disclosed, including, a microcontroller to control acquiring memory data from the memory device when a processor on the PCB is in an idle state, and a resistance measurement and signal driver to measure the resistances of the signals controlling a memory device and to read the memory data from the memory. A method and system are also disclosed. | 11-19-2015 |
20150331743 | HIDDEN DATA IDENTIFICATION IN SOLID STATE DRIVER FORENSICS - A method of isolating hidden data in a solid state memory system is disclosed including obtaining a logical block address (LBA) image from the memory system, obtaining a physical block address (PBA) image, determining whether an error exists in the PBA image and correcting the error, calculating an ETCRC on each sector of the LBA image and building a search tree indexed on the ETCRC value. For each sector in the PBA image, the method also includes computing an error tolerant cyclic redundancy check (ETCRC) value and searching for the ETCRC value in the LBA search tree. If the ETCRC value is found, also included is comparing the cyclic redundancy check (CRC) of the LBA and PBA sectors, and outputting to an output file the PBA sector as hidden data if either the ETCRC value is not found in the LBA search tree or the CRC comparison fails. | 11-19-2015 |