Imming
David P. Imming, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20130060351 | ASSET TRACKING IN PROCESS CONTROL ENVIRONMENTS - An asset tracking system for use in a process control environment may include one or more asset tracking devices and an asset tracking host. The asset tracking device may receive signals corresponding to a position or location of an asset to be tracked, and may communicate, using an industrial automation protocol such as wireless HART, an indication of the position to the asset tracking host. The signals may be GPS signals that are re-radiated into the process control environment. Other information, such as environmental data, may be communicated in conjunction with the position of the asset. The asset tracking host may store and/or display the data or information included in the message, and may send a different message to the asset tracking device. An asset tracking device may be included in a field device, a network device, or a portable communications device used in the process control environment. | 03-07-2013 |
Kerry C. Imming, Rochester, MN US
Patent application number | Description | Published |
---|---|---|
20150121022 | REDUNDANT LOCATION ADDRESS MAPPER - The present disclosure includes mapping redundant addresses in a multi-node system by receiving a first address and a first node ID, determining a first address type representing an address redundancy level for the first address, determining a first node ID type representing a node ID redundancy level for the first node ID, and determining a second address and a second node ID based on the first address type and the first node ID type. | 04-30-2015 |
Kerry Christopher Imming, Rochester, MN US
Patent application number | Description | Published |
---|---|---|
20090144452 | IMPLEMENTING CONDITIONAL PACKET ALTERATIONS BASED ON TRANSMIT PORT - A method, apparatus and computer program product are provided for implementing conditional packet alterations based upon a transmit port. A selection mechanism is provided for implementing packet alterations. A sequence of frame alteration instructions and transmit port numbers associated with a packet being transmitted is applied to the selection mechanism. The selection mechanism performs alterations on the packet being transmitted responsive to the applied sequence of frame alteration instructions and port numbers associated with the packet. The selection mechanism includes a multiplexer that sequentially receives frame alteration instructions and port numbers associated with a packet being transmitted, and an indirect data array for providing packet alteration data from the indirect data array. | 06-04-2009 |
20120069729 | IMPLEMENTING LANE SHUFFLE FOR FAULT-TOLERANT COMMUNICATION LINKS - A method and circuit for implementing lane shuffle for fault-tolerant communication links, and a design structure on which the subject circuit resides are provided. Shuffle hardware logic steers a set of virtual data lanes onto a set of physical optical lanes, steering around all lanes that are detected as bad during link initialization training. A mask status register is loaded with a mask of lane fail information during link training, which flags the bad lanes, if any. The shuffle hardware logic uses a shift template, where each position in the starting template is a value representing the corresponding lane position. The shift template is cascaded through a set of shifters controlled by the fail mask. | 03-22-2012 |
20120069734 | IMPLEMENTING EXCHANGE OF FAILING LANE INFORMATION FOR FAULT-TOLERANT COMMUNICATION LINKS - A method and circuit for implementing exchange of failing lane information for fault-tolerant communication links, and a design structure on which the subject circuit resides are provided. An ordered set for lane and link training includes a novel lane mask field for lane and link training. Ordered sets are exchanged during lane and link training for a fault-tolerant communication link to establish synchronization between a transmitter and a receiver. In a link training step, the bus link layer exchanges an ordered set with a plurality of bits of lane mask information included in predefined bytes, such as bytes | 03-22-2012 |