Twitto
Moshe Twitto, Givat Shmuel IL
Patent application number | Description | Published |
---|---|---|
20090122928 | Apparatus and method for frequency estimation in the presence of narrowband gaussian noise - A method of compensating for a frequency estimation bias due to sampled filtered noise of a channel filter, comprises: estimating autocorrelation functions for the impulse response of the channel filter over a range of frequencies; selecting one of the frequencies for use; estimating a noise spectral density of the sampled filtered noise; reading the autocorrelation function corresponding to the selected frequency; estimating the frequency bias as a function of the noise spectral density and the autocorrelation function for the selected frequency; and using the estimate to compensate for the frequency offset. The compensated signal is useful in such standard receiver functions as, automatic gain control (AGC), timing recovery, matched filtering/equalization and phase estimation and compensation. | 05-14-2009 |
20090129514 | Accurate data-aided frequency tracking circuit - A frequency compensation circuit for compensating for a frequency offset in a received signal, the received signal including a periodically repeated pilot sequence for phase locking. The circuit comprises a phase estimator for estimating a phase of the received signal; a phase compensator, associated with the phase estimator, for compensating for the phase; a frequency estimator, comprising a maximum likelihood estimator comprising a first modification for estimating a frequency offset which is small relative to a symbol time, from the pilot sequence, the frequency estimator being connected downstream of the phase compensator; and a frequency compensator for applying a compensation to the signal, thereby to compensate for the frequency offset. The compensator is suitable for the exacting conditions of the DVB-S2 standard. | 05-21-2009 |
20090141840 | Impulse noise identification method and system - Apparatus for detecting impulse-type noise in a received signal comprises a decoder unit for sampling the signal and decoding to produce symbols, and an analysis unit for analyzing a distribution of the distances between the decoded symbols and the respective samples. The distribution is indicative of noise type, and thus can be analyzed to produce an output when the distribution indicates that the noise is impulse noise. If QAM is the decoding system, then for each decoded symbol there is a distance between the input and the decoded symbol, and the distribution of the distance indicates the type of noise. A random distribution is taken as indicative of the impulse noise. | 06-04-2009 |
20090190704 | Synchronization of frame signals having two synchronization words - Apparatus for frame synchronization in a broadcast receiver where received frames comprise first and second synchronization words at predetermined locations in the frame, comprises: a correlator set with expected synchronization words for correlation with incoming symbols of said frame, to find probable locations of the first and second synchronization words within the frame, and a thresholder for thresholding the correlation according to both the first and second thresholds, thereby to allow, the receiver to synchronize with the frame. | 07-30-2009 |
Moshe Twitto, Ramat Gan IL
Patent application number | Description | Published |
---|---|---|
20130205075 | NONVOLATILE MEMORY DEVICE AND MEMORY CARD INCLUDING THE SAME - There is provided a nonvolatile memory device including a memory cell array including nonvolatile memory cells, a battery not supplied with external power and configured to store a charged voltage, a sensing unit configured to sense a degradation state of the nonvolatile memory cells of the memory cell array, and a trigger circuit configured to transmit a refresh trigger signal based on the sensing result, wherein the nonvolatile memory cells of the memory cell array are refreshed using the charged voltage provided by the battery in response to the trigger signal transmitted from the trigger circuit. | 08-08-2013 |
20130322175 | METHOD OF REPROGRAMMING NONVOLATILE MEMORY COMPRISING MARKING SOME CELLS AS BLANKS - A method of operating a memory device comprises programming a first data signal to a first memory cell, attempting to program a second data signal to the first memory cell in a state where the first memory cell is not erased, and marking the first memory cell as blank upon failing to program the second data signal to the first memory cell. | 12-05-2013 |
Moshe Twitto, Gan IL
Patent application number | Description | Published |
---|---|---|
20130301353 | Methods of Driving a Memory - Methods of driving a memory include erasing a plurality of memory cells of a memory device, testing whether the memory cells have been erased, and programming the memory cells without erasing the memory cells again if more than a predetermined percentage of the memory cells, but less than all of the memory cells, were successfully erased. | 11-14-2013 |
Moshe Twitto, Givaat Shemuel IL
Patent application number | Description | Published |
---|---|---|
20140281827 | MEMORY CONTROLLER, METHOD OF OPERATING THE SAME, AND SYSTEM INCLUDING THE SAME - A method of processing data using a memory controller includes determining at least one cell state to which each of a plurality of multi-level cells can be changed to based on a current cell state of each multi-level cell, where each multi-level cell includes a plurality of data pages; determining one of the data pages as having a stuck bit when a value of the data page has a single mapping value based on mapping values mapped to the at least one cell state and generating stuck bit data regarding the stuck bit; and encoding write data to be stored in the multi-level cells based on the stuck bit data. | 09-18-2014 |
Moshe Twitto, Givat Shemuel IL
Patent application number | Description | Published |
---|---|---|
20150058692 | LOW-DENSITY PARITY-CHECK DECODING METHOD AND LOW-DENSITY PARITY-CHECK DECODER USING THE SAME - A low-density parity-check (LDPC) decoding method includes exchanging messages between check nodes and variable nodes based on scheduling information representing an order of exchanging messages between the check nodes and the variable nodes for an LDPC decoding, and performing the LDPC decoding based on the exchanged messages, wherein the scheduling information is determined by manipulating at least one of an order of the check nodes and an order of the variable nodes in an LDPC bipartite graph. | 02-26-2015 |
Moshe Twitto, Shemuel IL
Patent application number | Description | Published |
---|---|---|
20150103596 | CODING METHOD AND DECODING METHOD IN MEMORY SYSTEM - Provided are a coding/decoding method for use in a multi-level memory system. The coding method includes searching for a set of symbols that may generate a forbidden pattern that is set initially from an input data stream, and sticking at least one bit included in the searched set of the symbols that may generate the forbidden pattern so as not to generate the forbidden pattern. | 04-16-2015 |