Na, Gyeonggi-Do
Boyeon Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20140210753 | METHOD AND APPARATUS FOR MULTITASKING - A method for multitasking in an electronic device is provided, the method including: displaying a first one of a plurality of function execution screens as a top layer screen on a display unit of the electronic device; receiving, by the electronic device, a first touch input; and displaying, in response to the first touch input, a first layer separation object for causing a second one of the plurality of function execution screens to be at least partially displayed as the top layer screen on the display unit; wherein the first layer separation object is displayed concurrently with the first function execution screen. | 07-31-2014 |
20140215386 | PAGE SEARCH METHOD AND ELECTRONIC DEVICE SUPPORTING THE SAME - The present disclosure relates to a page search function, and provides a page search method and electronic device supporting the same. The page search method for an electronic device includes: identifying information elements contained in a page to be output on a display unit of the electronic device; assigning indexes to the information elements for distinction in consideration of types of the information elements; arranging the indexes on a scroll bar region corresponding to the page; and outputting a composite scroll bar containing the scroll bar region on which the indexes are arranged. | 07-31-2014 |
20140359497 | APPARATUS AND METHOD FOR RECEIVING TOUCH INPUT IN AN APPARATUS PROVIDING A TOUCH INTERFACE - An input method of a terminal is provided. The method includes receiving a first input for displaying a selection User Interface (UI); displaying the selection UI on a display unit of the terminal according to the first input; receiving a second input for selecting one or more specific coordinates on the display unit; selecting the one or more specific coordinates among specific coordinates on the display unit based on the second input and the selection UI; and performing functions corresponding to the one or more selected coordinates. | 12-04-2014 |
20150018038 | METHOD AND APPARATUS FOR GENERATING DIRECTIONAL SOUND - A method of directing sound in a mobile device equipped with a directional speaker includes determining a location of a target in relation to the mobile device, and adjusting a direction of sound output from the directional speaker toward the target, based on the location of the target. An apparatus for generating directional sound includes a directional speaker configured to control a direction in which sound is output, and a controller configured to determine a location of a target in relation to the mobile device, and adjust a direction of sound output from the directional speaker toward the target, based on the location of the target. Other embodiments are also disclosed. | 01-15-2015 |
Byeong Ho Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20150078296 | METHOD FOR CHANGING USER-ORIGINATING INFORMATION THROUGH INTERACTION WITH OTHER USER - A method for automatically changing information originating from at least either of a first user and a second user by using a mobile device includes steps of: (a) a first device searching second devices as a target to perform interaction and then selecting a specific second device among the searched second device to change the user-originating information; (b) the first device transmitting to, or receiving from, the specific second device data related to the interaction, if a touch gesture is detected in the first device; and (c) at least either of the first and the second devices allowing a server to update the information originating from at least either of the first user and the second user by referring to the transmitted data related to the specific interaction. | 03-19-2015 |
Byoung-Sun Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090290114 | DISPLAY SUBSTRATE AND DISPLAY PANEL HAVING THE SAME - A first slit pattern is formed in a display substrate and a display panel of vertical alignment mode having the display substrate. The first slit pattern includes slits, a pair of projections and a pair of notches. A divergence point where the slits meet each other and an incision portion of the slits have the same function as the pair of projections in the generation of a singular point of liquid crystal. A contact hole exposing a part of an output electrode of a switching element is formed at a protective layer of an array substrate. A step recess is formed at a protective layer corresponding to a storage electrode, a divergence point of the slits is arranged to correspond to the storage electrode. The singular point of the liquid crystal is induced to occur at a regular position, and thus afterimages and spots can be prevented. | 11-26-2009 |
20110186849 | TFT SUBSTRATE FOR DISPLAY DEVICE AND MANUFACTURING METHOD OF THE SAME - Disclosed is a TFT substrate for a display apparatus comprising a gate wiring including a gate electrode, a data wiring including a data line, a source electrode connected to the data line, and a drain electrode connected to a pixel electrode, and a semiconductor layer disposed between the gate wiring and the data wiring, wherein the semiconductor layer under the drain electrode is disposed within an area overlapping the gate electrode and the semiconductor layer under the source electrode extends outward to an area not overlapping the gate electrode. Advantageously, the present disclosure provides a TFT substrate for a display apparatus having a high aperture ratio and causing less afterimaging, and a manufacturing method of the same. | 08-04-2011 |
20110304786 | DISPLAY SUBSTRATE - A display substrate includes a plurality of gate lines extending in a first direction and arranged in a second direction in a display area of the display substrate, an alignment film formed in the display area and in an end area adjacent to end portions of the gate lines in a peripheral area surrounding the display area, and a plurality of circuit stages formed in the end area to connect to the gate lines and a dummy stage connected to a last circuit stage of the circuit stages. Each of the circuit stages includes a gate driving circuit disposed at the higher portion the gate line corresponding to the circuit stages and a gate connecting line formed in the peripheral area between the display area and the gate driving circuit to connect each of the circuit stages with each of the gate lines. | 12-15-2011 |
Byung Cheol Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20150028861 | SLOTLESS RESOLVER, METHOD FOR MANUFACTURING SAME, AND WIRING TOOL USED THEREFOR - The present invention relates to a resolver having a stator for detecting the rotational position of a rotor rotating at the inner center thereof. The stator includes: a stator core having a cylindrical shape; a plurality of excitation windings attached to the inner surface of the stator core at a predetermined distance in the circumferential direction, each of the plurality of excitation windings being tightly wound; a plurality of sine output windings stacked and attached to the patterns of the excitation windings in the circumferential direction, each of the plurality of sine output windings being loosely wound; and a plurality of cosine output windings stacked and attached to the patterns of the excitation windings in the circumferential direction, the sine output windings and the cosine output windings being alternately attached such that the sine output windings and the cosine output windings have the same winding distribution. | 01-29-2015 |
Dong-Won Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090325614 | METHOD OF PROVIDING MULTIMEDIA MESSAGING SERVICE USING UNIQUE MESSAGE INDENTIFIER BACKGROUND OF THE INVENTION - The present invention relates to a method of providing a multimedia messaging service, which guarantees the uniqueness of a transmitted multimedia message. In the multimedia messaging method using a mobile communication network of the present invention, a multimedia message transmitted from an originating mobile station is stored. A receiving mobile station is informed of the arrival of the multimedia message. The stored multimedia message is transmitted to the receiving mobile station if a download request is received from the receiving mobile station. In this case, the stored multimedia message includes a unique message identifier distinguished from file information of other multimedia messages stored to be retransmissible. | 12-31-2009 |
Eun Sung Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090316513 | SEMICONDUCTOR MEMORY APPARATUS HAVING A SUB-WORD LINE DRIVER FOR INCREASING AN AREA MARGIN IN THE MEMORY CORE AREA - A semiconductor memory apparatus with a sub-word line driver is presented which has an increased area margin in the memory core area. The sub-word line driver is configured to operate in response to activation of a main word line and in response to positive and negative sub-word line enable signals. The sub-word line driver includes a pull-up driver and a pull-down driver. The pull-up driver is configured to pull-up drive a first sub-word line to the potential level of the positive sub-word line enable signal in response to the activation of the main word line. The pull-down driver is configured to pull-down drive the first sub-word line in response to the negative sub-word line enable signal. | 12-24-2009 |
20100309738 | SEMICONDUCTOR MEMORY APPARATUS AND TEST METHOD THEREOF - A semiconductor memory apparatus includes a bit line pair electrically connected to a memory cell and a bit line sense amplifier for detecting and amplifying voltage levels of the bit line pair. The semiconductor memory apparatus is configured to perform a test to determine the occurrence of leakage current by deactivating the bit line sense amplifier and applying a test voltage to the bit line pair when the semiconductor memory apparatus is in test mode. | 12-09-2010 |
Gun-Pyo Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090003704 | METHOD AND SYSTEM FOR CONTROLLING BROWSER BY USING IMAGE - Browser controlling method and system using an image are provided. The method includes inputting an image; recognizing the image; and executing a command based on the recognized image. Accordingly, the command based on the user's input image can be executed in the browser. Also, since the browser does not need to display various function buttons, the screen can be utilized more efficiently. | 01-01-2009 |
Gwan-Young Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20120281157 | DISPLAY APPARATUS AND METHOD FOR MANUFACTURING THE SAME - A display apparatus used for creating 3D images has a display panel and a phase-delaying layer disposed on the display panel. The phase-delaying layer has first and second light-changing patterns that are self-aligned to at least one of pixels and a black matrix of the display panel. The self-aligned structure is formed by selectively passing curing light (e.g., UV light) through the display panel to cure curable liquid crystal films while the films are respectively aligned by aligning layers having different alignments. | 11-08-2012 |
Hai-Sub Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090191713 | METHOD OF FORMING FINE PATTERN USING BLOCK COPOLYMER - Provided is a method of forming a fine pattern using a block copolymer. The method comprises forming a coating layer including a block copolymer having a plurality of repeating units on a substrate. A mold is provided having a first pattern comprising a plurality of ridges and valleys. The first pattern is transferred from the mold into the coating layer. Then, a self-assembly structure is formed comprising a plurality of polymer blocks aligned in a direction guided by the ridges and valleys of the mold thereby rearranging the repeating units of the block copolymer within the coating layer by phase separation while the coating layer is located within the valleys of the mold. A portion of the polymer blocks are removed from among the plurality of polymer blocks and a self-assembly fine pattern of remaining polymer blocks is formed. | 07-30-2009 |
Ha Sun Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100201494 | SYSTEM AND METHOD FOR ALLOWING MULTIPLE RFID READER DEVICES TO READ RFID TAGS WITHOUT COLLISION - Provided are an RFID operating system and an RFID system operating method for allowing multiple RFID readers to read tags without collision. The RFID system operating method includes the steps of grouping RFID readers spaced apart by more than a spacing distance capable of avoiding collision between RFID readers into a single group to determine at least one group, classifying RPM readers included in each group into at least one sub-group based on a read time of each RFID reader, and driving the RFID readers such that RPM readers belonging to at least two different sub-groups that do not collide with each other simultaneously operate. According to the present invention, switching is performed sub-group by sub-group to reduce the number of switching operations and sub-groups can simultaneously operate to decrease a read time. | 08-12-2010 |
Hoonjoo Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100099245 | Methods of Forming Semiconductor Devices - Provided are a semiconductor device and a method of forming the same. The method may include forming a metal oxide layer on a substrate and forming a sacrificial oxide layer on the metal oxide layer. An annealing process is performed on the substrate. A formation-free energy of the sacrificial oxide layer is greater than a formation-free energy of the metal oxide layer at a process temperature of the annealing process. | 04-22-2010 |
20120214296 | Methods of Forming Semiconductor Devices - Provided are a semiconductor device and a method of forming the same. The method may include forming a metal oxide layer on a substrate and forming a sacrificial oxide layer on the metal oxide layer. An annealing process is performed on the substrate. A formation-free energy of the sacrificial oxide layer is greater than a formation-free energy of the metal oxide layer at a process temperature of the annealing process. | 08-23-2012 |
Hoon-Joo Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100124805 | METHODS OF FORMING SEMICONDUCTOR DEVICES HAVING GATES WITH DIFFERENT WORK FUNCTIONS USING NITRIDATION - A semiconductor device that has a dual gate having different work functions is simply formed by using a selective nitridation. A gate insulating layer is formed on a semiconductor substrate including a first region and a second region, on which devices having different threshold voltages are to be formed. A diffusion inhibiting material is selectively injected into the gate insulating layer in one of the first region and the second region. A diffusion layer is formed on the gate insulating layer. A work function controlling material is directly diffused from the diffusion layer to the gate insulating layer using a heat treatment, wherein the gate insulting layer is self-aligned capped with the selectively injected diffusion inhibiting material so that the work function controlling material is diffused into the other of the first region and the second region. The gate insulating layer is entirely exposed by removing the diffusion layer. A gate electrode layer is formed on the exposed gate insulating layer. A first gate and a second gate having different work functions are respectively formed in the first region and the second region by etching the gate electrode layer and the gate insulating layer | 05-20-2010 |
20120196433 | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE - Provided is a manufacturing method for a semiconductor device having reduced leakage current and increased capacitance while improving interface characteristics. The manufacturing method includes forming a silicon oxide layer on a base layer including silicon, forming a silicon oxynitride layer by implanting nitrogen into the silicon oxide layer, and forming hydroxy groups on a surface of the silicon oxynitride layer while etching the silicon oxynitride layer. | 08-02-2012 |
Hye-Seok Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20110085100 | DISPLAY SUBSTRATE, METHOD OF MANUFACTURING THE DISPLAY SUBSTRATE AND DISPLAY DEVICE HAVING THE DISPLAY SUBSTRATE - A display substrate includes a first pixel electrode and a second pixel electrode. The first pixel electrode includes a plurality of first electrode bars. A data line provides a data voltage to the first pixel electrode. The second pixel electrode includes a plurality of second electrode bars alternately disposed with the first electrode bars. A first power line is formed adjacent to a gate line to provide a first voltage to the second pixel electrode. A second power line crosses the first power line and is electrically connected to the first power line. A first switching element is electrically connected to the data line, the gate line and the first pixel electrode. A second switching element is electrically connected to the first power line, the gate line and the second pixel electrode. | 04-14-2011 |
Hyoung-Jun Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100315157 | SEMICONDUCTOR DEVICE - A semiconductor device is capable of generating an internal voltage having a voltage level that is dependent on an external power supply voltage. The semiconductor device includes an internal voltage generation unit configured to generate a plurality of internal voltages having different voltage levels by using an external power supply voltage, a voltage level detection unit configured to detect a voltage level of the external power supply voltage, and a selection unit configured to selectively output one of the internal voltages in response to a detection result of the voltage level detection unit. | 12-16-2010 |
20110006823 | SIGNAL DELAY CIRCUIT, CLOCK TRANSFER CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE HAVING THE SAME - A signal delay circuit including a clock transfer control circuit configured to transmit or block a clock signal, and a pulse signal generation circuit configured to delay a first pulse signal in response to the transmitted clock signal to generate a second pulse signal which has a longer active period than the first pulse signal. | 01-13-2011 |
20120221750 | DATA TRANSFER CIRCUIT AND MEMORY DEVICE HAVING THE SAME - A data transfer circuit includes a serial-to-parallel converter configured to convert multi-bit data inputted in series into parallel data by controlling the number of bits of the parallel data and a conversion timing based on an operation mode, and a data transmission unit configured to transfer the parallel data to a first data path or a second data path based on the operation mode. | 08-30-2012 |
20120254528 | MEMORY DEVICE AND MEMORY SYSTEM INCLUDING THE SAME - A memory device includes a first bank group, a second bank group, where the first and second bank groups are each configured to output multi-bit data in parallel in response to a read command, a data transferor configured to receive the multi-bit data outputted in parallel from the first bank group or the second bank group and output the multi-bit data at a time interval corresponding to an operation mode, first global data buses configured to transfer the multi-bit data outputted from the first bank group to the data transferor, second global data buses configured to transfer the multi-bit data outputted from the second bank group to the data transferor, and a parallel-to-serial converter configured to convert the multi-bit data outputted from the data transferor into serial data according to the operation mode. | 10-04-2012 |
20120280737 | SIGNAL DELAY CIRCUIT, CLOCK TRANSFER CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE HAVING THE SAME - A signal delay circuit including a clock transfer control circuit configured to transmit or block a clock signal, and a pulse signal generation circuit configured to delay a first pulse signal in response to the transmitted clock signal to generate a second pulse signal which has a longer active period than the first pulse signal. | 11-08-2012 |
20150077178 | SEMICONDUCTOR DEVICE - A semiconductor device is capable of generating an internal voltage having a voltage level that is dependent on an external power supply voltage. The semiconductor device includes an internal voltage generation unit configured to generate a plurality of internal voltages having different voltage levels by using an external power supply voltage, a voltage level detection unit configured to detect a voltage level of the external power supply voltage, and a selection unit configured to selectively output one of the internal voltages in response to a detection result of the voltage level detection unit. | 03-19-2015 |
Jeong Eun Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20150336934 | 2,3-DIHYDRO-ISOINDOLE-1-ON DERIVATIVE AS BTK KINASE SUPPRESSANT, AND PHARMACEUTICAL COMPOSITION INCLUDING SAME - The present invention provides a compound selected from the group consisting of a compound of formula (I), pharmaceutically acceptable salts, esters, prodrugs, hydrates, solvates and isomers thereof; a use of the compound for the treatment, relief or prevention of diseases caused by abnormal or uncontrolled activation of protein kinase, and a use of the compound for the manufacture of a medicament for the treatment, relief or prevention of the diseases; a pharmaceutical composition comprising the compound as an active ingredient; and a method for the treatment, relief or prevention of the diseases using the compound. The inventive compound is useful for the treatment, relief or prevention of diseases caused by abnormal or uncontrolled activation of protein kinase. | 11-26-2015 |
Ji-Myung Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20160065270 | METHOD AND APPARATUS FOR ACTIVATING SCAN FUNCTION - A method and electronic device for receiving information is provided. The method includes transmitting, by the electronic device, a scan time and an identification of the information to cause the identified information to be broadcast at the scan time; and scanning, by the electronic device, during the scan time to receive the information. The electronic device includes a transmitter configured to transmit a scan time and an identification of the information to cause the identified information to be broadcast at the scan time; and a scanner configured to scan during the scan time to receive the information. | 03-03-2016 |
Jin Wook Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20130078882 | POROUS SHEET AND METHOD FOR MANUFACTURING THE POROUS SHEET - The present invention relates to a porous sheet and a method for manufacturing the porous sheet. A porous sheet including a fine-fiber web layer and a support layer and a method for manufacturing the same are provided, and it is possible to implement a porous sheet with sufficient strength and thickness to be used in peeling and laminating processes of a multilayer ceramic capacitor. | 03-28-2013 |
Jong-Hoon Na, Gyeonggi-Do KR
June Seung Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20140219283 | METHOD FOR PACKET CLASSIFICATION AND DEVICE THEREFOR - Disclosed are a method of packet classification and a device thereof. A method for packet classification according to one embodiment of the present invention comprises the steps of: partitioning the entire rule set by using key values corresponding to packet fields, into a plurality of rule subsets; generating recursive flow classification (RFC) tables for each of the plurality of partitioned rule subsets; loading, in the same cache line, both partition information and RFC table information commonly corresponding to key values of received packets; searching for a rule subset by using the partition information on the key values of the received packets, which are loaded in the cache line; and searching for an RFC table for a rule by using the RFC table information on the key values of the received packets, which are loaded in the cache line. | 08-07-2014 |
Jun Kyung Na, Gyeonggi-Do KR
Kee-Wook Na, Gyeonggi-Do KR
Ki-Su Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100048015 | Methods of Forming Void-Free Layers in Openings of Semiconductor Substrates - In a method of manufacturing a floating gate of a non-volatile semiconductor memory, a pattern is formed on a substrate to have an opening that exposes a portion of the substrate. A first preliminary polysilicon layer is formed on the pattern and the exposed portion of the substrate to substantially fill the opening. A first polysilicon layer is formed by partially etching the first preliminary polysilicon layer until a first void formed in the first preliminary polysilicon layer is exposed. A second polysilicon layer is formed on the first polysilicon layer. | 02-25-2010 |
Ki-Woon Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20130315585 | PASSIVE WAVELENGTH DIVISION MULTIPLEXING DEVICE FOR AUTOMATIC WAVELENGTH LOCKING AND SYSTEM THEREOF - The present invention relates to a passive wavelength division multiplexing device for automatic wavelength locking and a system thereof including an optical multiplexer, an optical filter, an integrated optical receiver monitor, and a tunable optical transmitter. | 11-28-2013 |
Kun Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20120058054 | GADOLINIUM COMPLEX, METHOD FOR PREPARING SAME, AND MRI CONTRAST AGENT COMPRISING SAME - Disclosed are a gadolinium complex formed by coordination of gadolinium to the diethylenetriaminepentaacetic acid dianhydride (DTPA) moiety of a pullulan-DTPA conjugate formed by an ester bond between pullulan and DTPA, a preparation method thereof, an MRI contrast composition comprising the complex, and a method of providing information for diagnosis of disease using the complex as an MRI contrast agent. The pullulan-DTPA-Gd complex has a long in vivo half-life, low toxicity, and high MRI signal intensity resulting in clear MRI images, compared to prior gadolinium complexes, indicating that it is advantageously used as an MRI contrast agent. In addition, it is possible to obtain MRI images allowing one to differentiate between diseased liver tissue and normal liver tissue, indicating that it is used as an MRI contrast agent for the liver. | 03-08-2012 |
20130281679 | CONJUGATE FOR PHOTODYNAMIC DIAGNOSIS OR THERAPY AND METHOD FOR PREPARING SAME - The present invention relates to a conjugate of acetylated biocompatible polysaccharide and phthalocyanine-based compound for photodynamic diagnosis or therapy and to a method for preparing the same, and more particularly, to a conjugate for photodynamic diagnosis or therapy and to a method for preparing the same, in which biocompatible polysaccharide is acetylated and a phthalocyanine-based compound is bound to the acetylated polysaccharide. The conjugate for photodynamic diagnosis or therapy according to the present invention is characterized in that the polysaccharide is acetylated to improve solubility in a solvent and thus enable various chemical modifications, and the conjugate may specifically target tumor cells, has superior cancer cell selecting and accumulating capacity, and has excellent effects of killing cancer cells when near infrared ray is irradiated. The conjugate of the present invention may not show cytotoxicity for cells other than cancer cells even when near infrared ray is irradiated, and thus exhibits superior in vivo stability, and therefore, may be valuably used in disease diagnosis or therapy using photodynamics. | 10-24-2013 |
20160089436 | SELF-ASSEMBLED PHARMACEUTICAL COMPOSITION FOR PHOTODYNAMIC THERAPY - The present invention relates to a nanoformulated self-assembled pharmaceutical composition for photodynamic therapy. More particularly, the present invention is directed to a self-assembled pharmaceutical composition for photodynamic therapy comprising a photosensitizer, a ligand A which is separated at a specific pH range, and a ligand B of which surface charge changes at a specific pH range and a method for manufacturing the same. | 03-31-2016 |
20160089455 | MRI CONTRASTING AGENT FOR CONTRASTING CANCER CELL - The present invention relates to MRI contrasting agent for contrasting cancer cell which contains ultrafine nanoparticles. More particularly, the present invention is directed to a self-assembled ligand composition comprising a ligand A, which is separated at a specific pH range, and a ligand B of which surface charge changes at a specific pH range, MRI contrast agent for contrasting cancer cell comprising said ligand composition and MRI contrasting nanoparticles, and the methods for preparing them. | 03-31-2016 |
Kwang-Jin Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100310029 | SEMICONDUCTOR MEMORY APPARATUS AND METHOD FOR OPERATING THE SAME - A semiconductor memory apparatus includes a clock input unit configured to receive a system clock and a data clock, a data clock phase regulation unit configured to regulate a frequency of the data clock, and delay the data clock by a delay varied in accordance with a training information signal, and a clock phase comparison unit configured to compare a phase of an output clock of the data clock phase regulation unit with a phase of the system clock, and generate the training information signal according to a result of the comparison. | 12-09-2010 |
20110095797 | SEMICONDUCTOR DEVICE AND METHOD FOR OPERATING THE SAME - A semiconductor device includes a clock delay section configured to receive an external clock signal, reflect different delay amounts on the external clock signal, and generate a plurality of synchronization clock signals, a clock synchronization section configured to synchronize a clock enable signal with each of the plurality of synchronization clock signals in an order beginning with a synchronization clock signal, on which a largest delay amount is reflected, to a synchronization clock signal, on which a smallest delay amount is reflected, and to generate a synchronized clock enable signal, and an internal clock generation section configured to generate an internal clock signal corresponding to the external clock signal, and to be on/off controlled in its operation in response to the synchronized clock enable signal. | 04-28-2011 |
20110148487 | DLL CIRCUIT AND METHOD OF CONTROLLING THE SAME - A DLL circuit includes a clock selection control unit configured to generate a clock selection signal on the basis of a phase difference between a reference clock and a feedback clock and, after the clock selection signal is generated, to generate an initialization signal. A delay control unit, when the initialization signal is enabled, transfers an initial voltage to be generated by dividing an external power supply voltage to a delay unit as a control voltage, and controls a delay operation of a delay reference clock to be selected on the basis of the clock selection signal. | 06-23-2011 |
20110156784 | CLOCK DELAY CORRECTING DEVICE AND SEMICONDUCTOR DEVICE HAVING THE SAME - A semiconductor device includes an on-die termination circuit, a clock input unit, a clock phase mixing unit, and a data input/output unit. The on-die termination circuit is configured to calibrate a resistance of a termination pad and output an impedance matching code. The clock input unit is configured to receive a data clock. The clock phase mixing unit is configured to receive the data clock through the clock input unit and a delayed data clock, which is generated by delaying the data clock by a predetermined time, mix a phase of the data clock and a phase of the delayed data clock at a ratio corresponding to the impedance matching code, and output a phase-mixed data clock. The data input/output unit is configured to input/output a data signal in response to the phase-mixed data clock. | 06-30-2011 |
20120007647 | DUTY CYCLE CORRECTION CIRCUIT - A duty cycle correction (DCC) circuit includes a duty signal generating unit configured to compare a high duration of an output clock with a low duration of the output clock in a clock cycle to generate a duty signal, a counting unit configured to count and output a preliminary code after a duty cycle correction (DCC) operation starts, a duty code generating unit configured to generate a duty code by selectively inverting or transferring without inversion the preliminary code in response to an initial value of the duty signal, and a duty cycle correcting unit configured to output the output clock by driving an input clock to a pull-up driving capacity and a pull-down driving capacity which are determined in response to the initial value of the duty signal and the duty code. | 01-12-2012 |
20120106278 | SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR OPERATING THE SAME - A semiconductor memory device includes a plurality of banks, a clock input unit configured to receive an external data clock, an internal data clock generation unit configured to receive the external data clock from the clock input unit and generate an internal data clock by delaying the external data clock by a delay amount which changes in correspondence to the number of banks activated among the plurality of banks, and a data buffer unit configured to buffer a data signal in response to the internal data clock. | 05-03-2012 |
20130294186 | PHASE-LOCKED LOOP AND INTEGRATED CIRCUIT CHIP INCLUDING THE SAME, AND TEST SYSTEM INCLUDING THE INTEGRATED CIRCUIT CHIP - A phase-locked loop includes a phase detection unit configured to compare the phase of a feedback clock with the phase of an input clock, a clock generation unit configured to adjust the frequency of a first clock based on a result of the comparison of the phase detection unit, a first division unit configured to generate an output clock by dividing the first clock at a first division ratio in test mode and generate the output clock by dividing the first clock at a second division ratio that is lower than the first division ratio in normal mode, and a second division unit configured to generate the feedback clock by dividing the output clock. | 11-07-2013 |
20140021990 | DELAY LOCKED LOOP CIRCUIT AND METHOD OF DRIVING THE SAME - The DLL comprises a coarse delay line configured to have a plurality of unit delays and delay an reference dock to output a delayed clock, a fine delay line configured to delay the delayed clock to output a delayed output clock, a replica delay unit configured to delay the delayed output clock by an expected modeling value to output a feedback clock, a phase detection unit configured to compare a phase of the feedback clock with a phase of the reference clock to generate first to third phase detection signals based on a result of the comparison, a locking detection unit configured to output a locking signal by selecting a first locking detection signal or a second locking detection signal, and a control unit configured to control the coarse and fine delay lines in response to the locking signal and the first phase detection signal. | 01-23-2014 |
20150043627 | NOISE DETECTION CIRCUIT, DELAY LOCKED LOOP AND DUTY CYCLE CORRECTOR INCLUDING THE SAME - A noise detection circuit includes a first delay unit suitable for delaying a periodic wave to output a delayed periodic wave, a first divider unit suitable for dividing the delayed periodic wave to output a first periodic wave, a second divider unit suitable for dividing the periodic wave to output a divided periodic wave, a second delay unit suitable for delaying the divided periodic wave to output a second periodic wave, and a detection unit suitable for comparing the first periodic wave with the second periodic wave and outputting a noise detection signal. | 02-12-2015 |
20150098296 | SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM WITH THE SAME - A semiconductor device includes a first internal clock generation unit suitable for generating a first internal clock for synchronizing a first signal in response to a first external clock; a second internal clock generation unit suitable for generating a second internal clock for synchronizing a second signal in response to a second external clock; and a delay amount information provision unit suitable for providing delay amount information corresponding to a phase difference between the first internal clock and the second internal clock to an external device. | 04-09-2015 |
20150206563 | SEMICONDUCTOR SYSTEM - A semiconductor system includes a first clock channel and a second clock channel. The first clock channel transmits a first clock signal from a controller to a memory. The second clock channel transmits a second clock signal with a phase difference of 90° from the first clock signal, from the controller to the memory. | 07-23-2015 |
Kyoung Hwan Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20110214927 | BIDIRECTIONAL MOVING MICRO-ROBOT SYSTEM - Disclosed herein is a bidirectional moving micro-robot system. The bidirectional moving micro-robot system has a first body having a plurality of legs foldably/unfoldably connected thereto, a second body having a plurality of legs foldably/unfoldably connected thereto and a connection member having both end portions respectively connected to the first and second bodies. In the bidirectional moving micro-robot system, the length of the connection member exposed between the first and second bodies is extended or contracted. | 09-08-2011 |
Kyung-Tae Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20130200531 | Circuit Board, Method for Fabricating the Same and Semiconductor Package Using the Same - A circuit board is provided including a core insulation film having a thickness and including a first surface and an opposite second surface, an upper stack structure and a lower stack structure. The upper stack structure has a thickness and has an upper conductive pattern having a thickness and an overlying upper insulation film stacked on the first surface of the core insulation film. The lower stack structure has a thickness and has a lower conductive pattern having a thickness and an overlying lower insulation film stacked on the second surface of the core insulation film. A ratio P of a sum of the thicknesses of the upper conductive pattern and the lower conductive pattern to a sum of the thicknesses of the core insulation film, the upper stack structure and the lower stack structure is in a range from about 0.05 to about 0.2. | 08-08-2013 |
Ln-Hak Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20160139671 | METHOD FOR PROVIDING HAPTIC EFFECT IN ELECTRONIC DEVICE, MACHINE-READABLE STORAGE MEDIUM, AND ELECTRONIC DEVICE - Methods and apparatuses for providing a haptic effect in an electronic device are described. When a user contacts a haptic providing region on a display screen, a haptic effect corresponding to the haptic providing region is generated in response to the detected user input/contact. The haptic effect may include the transformation of at least a portion of the haptic providing region of the display screen. | 05-19-2016 |
Minwook Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20130227450 | MOBILE TERMINAL HAVING A SCREEN OPERATION AND OPERATION METHOD THEREOF - A mobile terminal and screen operation method for the same are disclosed. The screen operation method includes: displaying a screen containing an amorphous object that is changeable at least in part to a specific form according to an input event; receiving a generated input event; and displaying a concrete object that is generated from the amorphous object by modifying the amorphous object at least in part according to the input event. | 08-29-2013 |
One-Gyun Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20150098286 | SEMICONDUCTOR MEMORY DEVICE - A semiconductor memory device includes: a memory cell array region having a plurality of normal cell lines and a plurality of repair cell lines; a plurality of normal cell line selection units suitable for selecting the plurality of normal cell lines, respectively, in response to a local address; a plurality of repair cell line selection units suitable for selecting the plurality of repair cell lines, respectively, in place of normal cell line selection units corresponding to fail information of the local address; a fuse driving unit comprising a fuse array in which the fail information is programmed, suitable for disabling the normal cell line selection units corresponding to the fail information, and enabling normal cell line selection units unrelated to the fail information; and an address determination unit suitable for controlling the plurality of repair cell line selection units based on the fail information. | 04-09-2015 |
20150357051 | SEMICONDUCTOR MEMORY DEVICE - A semiconductor memory device includes: a memory cell array region having a plurality of normal cell lines and a plurality of repair cell lines; a plurality of normal cell line selection units suitable for selecting the plurality of normal cell lines, respectively, in response to a local address; a plurality of repair cell line selection units suitable for selecting the plurality of repair cell lines, respectively, in place of normal cell line selection units corresponding to fail information of the local address; a fuse driving unit comprising a fuse array in which the fail information is programmed, suitable for disabling the normal cell line selection units corresponding to the fail information, and enabling normal cell line selection units unrelated to the fail information; and an address determination unit suitable for controlling the plurality of repair cell line selection units based on the fail information. | 12-10-2015 |
20150357052 | SEMICONDUCTOR MEMORY DEVICE - A semiconductor memory device includes: a memory cell array region having a plurality of normal cell lines and a plurality of repair cell lines; a plurality of normal cell line selection units suitable for selecting the plurality of normal cell lines, respectively, in response to a local address; a plurality of repair cell line selection units suitable for selecting the plurality of repair cell lines, respectively, in place of normal cell line selection units corresponding to fail information of the local address; a fuse driving unit comprising a fuse array in which the fail information is programmed, suitable for disabling the normal cell line selection units corresponding to the fail information, and enabling normal cell line selection units unrelated to the fail information; and an address determination unit suitable for controlling the plurality of repair cell line selection units based on the fail information. | 12-10-2015 |
Sehwan Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20140117336 | FLEXIBLE ORGANIC ELECTROLUMINESCENT DEVICE - The present invention relates to a flexible organic electroluminescent device, and the invention disclosed herein includes a switching thin film transistor and a drive thin film transistor formed at the each pixel region on a substrate; a first electrode connected to a drain electrode of the drive thin film transistor, and formed at the each pixel region; a bank formed on the display area and non-display area of the substrate; a spacer formed on a bank in the non-display area, and disposed in the vertical direction in parallel to a lateral surface of the display area; an organic light emitting layer separately formed for each pixel region; a second electrode formed on an entire surface of the organic light emitting layer; an organic layer formed on an entire surface of the substrate; a barrier film located to face the substrate. | 05-01-2014 |
20140159002 | ORGANIC LIGHT EMITTING DIODE DEVICE AND METHOD FOR FABRICATING THE SAME - Disclosed are an organic light emitting diode device, and a method for fabricating the same. The organic light emitting diode device comprises a non-active area formed outside an active area of a substrate; a switching thin film transistor and a driving thin film transistor at each of the pixel regions; a planarization layer on the substrate; a first electrode on the planarization layer; a bank formed in the non-active area outside each pixel region; an organic light emitting layer on the first electrode; a second electrode on an entire surface of the substrate; a first passivation layer on the substrate; an organic layer on the first passivation layer; a second passivation layer on the organic layer and the first passivation layer; a barrier film disposed to face the substrate. | 06-12-2014 |
Se-Hwan Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20150138180 | ORGANIC LIGHT EMITTING DIODE DISPLAY DEVICE - An organic light emitting diode display device includes a display panel including a plurality of pixels; a data driver supplying a data signal to the plurality of pixels; a gate driver supplying a plurality of scan signals and a plurality of emission signals to the plurality of pixels, the gate driver including a plurality of stages, at least one of the plurality of stages having a first circuit block generating one of the plurality of scan signals and a second circuit block generating one of the plurality of emission signals using one of the plurality of scan signals; and a timing controller supplying a plurality of control signals to the data driver and the gate driver. | 05-21-2015 |
Sejeong Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20140062863 | METHOD AND APPARATUS FOR SETTING ELECTRONIC BLACKBOARD SYSTEM - Provided are a method and apparatus for setting an electronic blackboard system. In response to a user input to a control apparatus requesting setting of the electronic blackboard, sensitivity of an IR camera is set so that visible rays are detected. A projector projects an image with a presentation region and a first guider therein for alignment. The IR camera transmits a first captured image of the presentation region, including at least a portion of the first guider, to the control apparatus. The projector is then controlled to project to the screen at least a portion of a second guider corresponding to the first guider in the first image received from the IR camera. The user may then make positional adjustments to the IR camera or projector using the second guider. | 03-06-2014 |
Seung Chul Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20150051068 | IMPROVEMENT IN PROCESS FOR THERMAL FIXATION OF CATALYTICALLY ACTIVE COMPONENT ONTO ALUMINA SUPPORT - The present invention relates to an improvement in a process for the thermal fixation of a catalytically active component onto an alumina support and, more specifically, to an improvement in a process for the thermal fixation of a catalytically active component onto an alumina support for preparing a thermally stable catalyst for treating exhaust gas from an internal combustion engine, by means of thermally stable dispersion and fixation of the catalytically active component(s) for treating exhaust gas from an internal combustion engine, onto a surface or an internal space of the alumina support. | 02-19-2015 |
20160074822 | QUANTITATIVE CATALYST SUPPLY DEVICE - The present invention provides a quantitative catalyst supply device that supplies a predetermined amount of catalyst slurry through an injection port formed through a container bottom. The quantitative catalyst supply device includes: an extendible supply pipe connected to a hopper and filled with catalyst slurry; a head connected to the supply pipe and supplying catalyst slurry to the injection port at the container bottom; a cylinder connected to a side of the supply pipe and supplying a predetermined amount of catalyst slurry through the head; and valve units disposed in an upper portion and a lower portion of the supply pipe spaced from the cylinder and opened or closed by operation of the cylinder. | 03-17-2016 |
Se-Wook Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090077304 | MEMORY SYSTEM HAVING NONVOLATILE AND BUFFER MEMORIES, AND READING METHOD THEREOF - Disclosed is a method for reading data in a memory system including a buffer memory and a nonvolatile memory, the method being comprised of: determining whether an input address in a read request is allocated to the buffer memory; determining whether a size of requested data is larger than a reference unless the input address is allocated to the buffer memory; and conducting a prefetch reading operation from the nonvolatile memory if the requested data size is larger than the reference. | 03-19-2009 |
20110289264 | Memory System Having Nonvolatile and Buffer Memories, and Reading Method Thereof - Disclosed is a method for reading data in a memory system including a buffer memory and a nonvolatile memory, the method being comprised of: determining whether an input address in a read request is allocated to the buffer memory; determining whether a size of requested data is larger than a reference unless the input address is allocated to the buffer memory; and conducting a prefetch reading operation from the nonvolatile memory if the requested data size is larger than the reference. | 11-24-2011 |
Shang-Koon Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20140030884 | METHOD FOR FABRICATING SEMICONDUCTOR DEVICE INCLUDING SILICON-CONTAINING LAYER AND METAL-CONTAINING LAYER, AND CONDUCTIVE STRUCTURE OF THE SAME - A method for fabricating a semiconductor device includes forming a silicon-containing layer; forming a metal-containing layer over the silicon-containing layer; forming an undercut prevention layer between the silicon containing layer and the metal containing layer; etching the metal-containing layer; and forming a conductive structure by etching the undercut prevention layer and the silicon-containing layer. | 01-30-2014 |
20140183650 | CMOS CIRCUIT AND METHOD FOR FABRICATING THE SAME - A semiconductor device includes a semiconductor substrate and a gate insulation layer formed over the semiconductor substrate. A gate electrode is formed over the gate insulation layer. The gate electrode includes a silicon-containing electrode including a dopant, a capturing material to capture the dopant, and an activation control material to control an activation of the dopant. | 07-03-2014 |
20150155207 | CMOS CIRCUIT AND METHOD FOR FABRICATING THE SAME - A semiconductor device includes a semiconductor substrate and a gate insulation layer formed over the semiconductor substrate. A gate electrode is formed over the gate insulation layer. The gate electrode includes a silicon-containing electrode including a dopant, a capturing material to capture the dopant, and an activation control material to control an activation of the dopant. | 06-04-2015 |
20160093527 | METHOD FOR FABRICATING SEMICONDUCTOR DEVICE INCLUDING SILICON-CONTAINING LAYER AND METAL-CONTAINING LAYER, AND CONDUCTIVE STRUCTURE OF THE SAME - A method for fabricating a semiconductor device includes forming a silicon-containing layer; forming a metal-containing layer over the silicon-containing layer; forming an undercut prevention layer between the silicon containing layer and the metal containing layer; etching the metal-containing layer; and forming a conductive structure by etching the undercut prevention layer and the silicon-containing layer. | 03-31-2016 |
Su Hyun Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20110007086 | METHOD AND APPARATUS FOR VIRTUAL OBJECT BASED IMAGE PROCESSING - Virtual object based image processing method and apparatus are provided. At least one virtual object is selected and applied to the underlying image such as a preview image obtained by a camera in order to create a merged image. The selected virtual object has a modification attribute allowing parts of the underlying image to be modified. A user can easily obtain various merged images decorated with the modification attributes of the selected virtual object by checking in advance merged images overlapped with the virtual object before saving them. | 01-13-2011 |
20110041086 | USER INTERACTION METHOD AND APPARATUS FOR ELECTRONIC DEVICE - An interaction method and apparatus for an electronic device is proposed for providing the user with interactive audio/video/haptic effects. An interaction method for an electronic device according to the present invention includes outputting an event object in response to an input action to an event element; detecting a user interaction to the event object; and outputting an effect object in response to the user interaction. | 02-17-2011 |
Sung Min Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100101730 | SUBSTRATE PROCESSING APPARATUS - A substrate processing apparatus, which is designed to prevent the wobbling of a rotational shaft rotating, is provided. The substrate includes a rotation shaft and a connecting member. A unit is disposed between the rotational shaft and the connecting member to make the rotational shaft and the connecting member close-contact each other or a unit is disposed under the rotational shaft to prevent the wobbling of the rotational shaft. | 04-29-2010 |
Sung Wook Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090142635 | Coolant temperature controller for fuel cell vehicle - A coolant temperature controller for a fuel cell vehicle comprises: a housing including first and second inlet ports provided on one side thereof and an exhaust port provided on the other side thereof in a horizontal direction with respect to the first inlet port; a plunger operating portion including an operating plunger for capable of vertical movement between the first and second inlet ports and the exhaust port of the housing to proportionally control degree of opening of the first and second inlet ports; a motor mounted on the top of the plunger operating portion; and a motor shaft connected to the motor and extending from the motor to the bottom of the plunger operating portion to be connected to the operating plunger, wherein the vertical movement of the operating plunger is driven by a rotational force transmitted through the motor shaft as the motor operates. The controller can maintain the coolant at a preset temperature for optimal operation of the fuel cell stack. | 06-04-2009 |
20090151903 | Coolant reservoir tank for fuel cell vehicle - The present invention provides a coolant reservoir tank for a fuel cell vehicle, in which the coolant reservoir tank is positioned at a bottom of the vehicle such that coolant in a coolant line is collected in the reservoir tank by gravity during shutdown of a fuel cell system and the coolant in the reservoir tank is supplied to the coolant line by a vacuum pump during startup of the fuel cell system. | 06-18-2009 |
20100116363 | WATER RESERVOIR FOR VEHICLE HAVING DRAIN VALVE OPERATED BY TRAVELING WIND - The present invention provides a cooling water reservoir for a fuel cell vehicle, in which a drain valve operated by traveling wind is mounted in a reservoir housing of the reservoir such that unnecessary water in an amount corresponding to the amount of product water, generated in the fuel cell stack during operation of a fuel cell system and flowing in the reservoir housing, can be discharged through the drain valve automatically in real-time, thus preventing the water in the reservoir housing from overflowing due to the inflow of the product water generated in the fuel cell stack during operation of the fuel cell system. | 05-13-2010 |
Woon-Sook Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20140161880 | SUSTAINED RELEASE TABLET COMPRISING PREGABALIN THROUGH TWO-PHASE RELEASE-CONTROLLING SYSTEM - Provided is a sustained release tablet having two-phase release-controlling system, which consists of a first release-controlling phase comprising pregabalin or its salt and hydroxypropyl methylcellulose; and a second release-controlling phase comprising polyethylene oxide as a swelling polymer, the first release-controlling phase being homogeneously dispersed in the second release-controlling phase. | 06-12-2014 |
Yong Joo Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20130252247 | KIT FOR SCREENING FOR SKIN-ACTIVATING SUBSTANCES AND COMPRISING THE KLOTHO GENE, AND METHOD FOR SCREENING FOR SKIN-ACTIVATING SUBSTANCES USING THE SAME - The present invention relates to a kit for screening for skin-activating substances, and to a method for screening for skin-activating substances using same. More particularly, the present invention relates to a kit for screening for skin-activating substances and to a method for screening for skin-activating substances using same, in which candidates for inducing the expression of the klotho gene are separated from skin cells by the screening kit comprising the klotho gene, also known as the anti-aging gene, and the separated candidates are refined, thus screening for skin-activating substances such as moisturizing, anti-aging, or whitening substances. | 09-26-2013 |
20150238403 | LOW VISCOUS COSMETIC COMPOSITION USING A NATURAL EMULSIFYING AGENT - The present invention relates to a low-viscosity cosmetic composition using a natural emulsifying agent. More specifically, the present invention relates to a cosmetic composition using a naturally derived saccharide-based surfactant in place of a chemical surfactant and realizing a low-viscosity formulation to offer safety to the skin, feel good on the skin with fast absorption, give stability to the formulation and add luster to the skin in an effective manner. | 08-27-2015 |
Young-Jun Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090247524 | HSP90 Inhibitor - Compounds represented by formula (1) shown below, pharmaceutically acceptable salts thereof, and pharmaceutical compositions comprising such compounds are provided. | 10-01-2009 |
Youn-Ho Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090050661 | Glass Cutting Apparatus With Bending Member and Method Using Thereof - Disclosed herein is glass cutting apparatuses and methods of cutting glass using the glass cutting apparatuses. More particularly, disclosed is a glass cutting apparatus which cuts a glass sheet ( | 02-26-2009 |
Youn-Sung Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20140162178 | PHOTOSENSITIVE COMPOSITION FOR DISPLAY DEVICE, BLACK MATRIX HAVING THE COMPOSITION, AND METHOD OF FORMING BLACK MATRIX USING THE COMPOSITION - There is provided a photosensitive composition for forming a black matrix including pigment of 5˜20 wt %; binder resin of 1˜25 wt %; photo-polymerizable monomer of 1˜25 wt %; photopolymerization initiator of 1˜25 wt %; solvent of 65˜85 wt %; and photo base generator of 1˜10 wt %, based on 100 parts by weight of the photosensitive composition. | 06-12-2014 |
Yun Soo Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20150336944 | Sodium Channel Blockers, Preparation Method Thereof and Use Thereof - The present invention relates to a compound having a blocking effect against sodium ion channels, particularly Nav1.7, a preparation method thereof and the use thereof. A compound represented by formula 1 according to the invention, or a pharmaceutically acceptable salt, hydrate, solvate or isomer thereof may be effectively used for the prevention or treatment of pain, for example, acute pain, chronic pain, neuropathic pain, post-surgery pain, migraine, arthralgia, neuropathy, nerve injury, diabetic neuropathy, neuropathic disease, epilepsy, arrhythmia, myotonia, ataxia, multiple sclerosis, irritable bowel syndrome, urinary incontinence, visceral pain, depression, erythromelalgia, or paroxysmal extreme pain disorder (PEPD). | 11-26-2015 |
Yun-Whan Na, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20120133263 | LIGHT EMITTING DIODE (LED) LAMP - A light emitting diode (LED) lamp includes an emission unit comprising one or more LED light-emitting devices and a circuit substrate whereon the one or more LED light-emitting devices are mounted; a heat dissipating member whereon the emission unit is mounted and that dissipates heat generated by the emission unit; and a light-transmitting lamp cover directly contacting the heat dissipating member and coupled with the heat dissipating member so as to cover the emission unit, wherein the lamp cover is formed of a light-transmitting material having a thermal conductivity equal to or greater than 9 W/m·K | 05-31-2012 |
20120134158 | LIGHT EMITTING DIODE (LED) LAMP - A light emitting diode (LED) lamp includes an emission unit comprising one or more LED light-emitting devices and a circuit substrate whereon the one or more LED light-emitting devices are mounted; a heat dissipating member whereon the emission unit is mounted and that dissipates heat generated by the emission unit; and a light-transmitting lamp cover directly contacting the heat dissipating member and coupled with the heat dissipating member so as to cover the emission unit, wherein the lamp cover is formed of a light-transmitting material having a thermal conductivity equal to or greater than 9 W/m·K | 05-31-2012 |
20130076255 | LIGHT EMITTING DIODE LIGHTING APPARATUS - A light emitting diode (LED) lighting apparatus boosts alternating current (AC) power output from a ballast, rectifies the boosted AC power to direct current (DC) power, blocks generation of an inrush current while the boosted AC power is rectified, and controls an operation of an LED by using the DC power. | 03-28-2013 |