Wu, Singapore
Chun Hsing Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20110062794 | METHOD FOR SWITCHING A MULTIMEDIA SOURCE AND MULTIMEDIA SINK FROM AN OPERATING MODE TO A STANDBY MODE, AND FROM A STANDBY MODE TO AN OPERATING MODE - The invention relates to a method for switching a multimedia source and multimedia sink from an operating mode to a standby mode, and a method for switching a multimedia source and multimedia sink from a standby mode to an operating mode. When the consumer device comprises two distributed boxes, such as a TV in which the display (multimedia sink) is separated from the processing unit (multimedia source) via a cable, then meeting the green rules for standby power becomes more complicated. The power consumption of processing unit and display unit should be minimal in standby mode. The methods of the invention provide for synchronizing the power states of both units, such that only the relevant parts remain active. The method is applicable on configurations where a DisplayPort link is used between a multimedia source, such as a set-top box, and a multimedia sink, such as a display. The invention provides a reduction in overall power consumption, while still complying with the Display-Port configuration and operation standard. In an embodiment of the invention, the source and sink are configured to allow communication of standby and wake-up requests/commands when the transmitter and receiver for the auxiliary channel are powered down. The invention also provides embodiments where the switching to and from standby of the source is triggered by user | 03-17-2011 |
Chunlin Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20160136629 | SPIRO-1,1'-BINDANE-7,7-BISPHOSPHINE OXIDES AS HIGHLY ACTIVE SUPPORTING LIGANDS FOR PALADIUM-CATALYZED ASYMMETRIC HECK REACTION - The present invention relates to catalyst complexes comprising palladium (Pd) and at least one spiro-1,1′-biindane-7,7′-bisphosphine oxide ligand as disclosed herein, and their use. The present invention is further directed to the asymmetric catalyzed covalent carbon-carbon single bond formation from aryl, heteroaryl and alkenyl triflates and halides and olefins utilising the said catalyst complexes. | 05-19-2016 |
Chunxiao Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20110098346 | NUCLEIC ACID MOLECULE AND METHOD OF TARGETING GENE EXPRESSION TO GLIOMAS - There is presently provided a nucleic acid molecule comprising a glial-specific promoter; a coding sequence for a transgene; and a plurality of miRNA target sites. Each miRNA target site binds an miRNA that is down-regulated in .a glioma cell compared to a normal glial cell, and the glial-specific promoter and the plurality of miRNA target sites are both operably linked to the coding sequence for the transgene. | 04-28-2011 |
20150197773 | METHODS FOR BLADDER CANCER THERAPY USING BACULOVIRAL VECTORS - There is presently provided methods and uses relating to delivering a nucleic acid molecule to a bladder cell using a baculoviral vector. The bladder cell is contacted with a baculoviral vector, which may further comprise a transgene. | 07-16-2015 |
Daike Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20080210970 | Fabrication of Conductive Metal Layer on Semiconductor Devices - A method for fabrication of a light emitting device on a substrate, the light emitting device having a wafer with multiple epitaxial layers and an ohmic contact layer on the epitaxial layers remote from the substrate. The method includes the steps: (a) applying to the ohmic contact layer a seed layer of a thermally conductive metal; (b) electroplating a relatively thick layer of the conductive metal on the seed layer; and (c) removing the substrate. A corresponding light emitting device is also disclosed. The light emitting device is a GaN light emitting diode or laser diode. | 09-04-2008 |
Dajun Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20110261887 | METHODS AND DEVICES FOR ESTIMATING MOTION IN A PLURALITY OF FRAMES - In various embodiments, a method for estimating motion in a plurality of frames is provided, the method including determining a first set of motion vectors with respect to a first frame and a second frame, the second frame being in succession with the first frame along a time direction, determining a second set of motion vectors with respect to a predicted frame and the second frame, the predicted frame being in succession with the first frame along the time direction; wherein some motion vectors of the second set of motion vectors are interpolated from motion vectors of the first set of motion vectors; and determining a third set of motion vectors based on the first set of motion vectors and the second set of motion vectors. | 10-27-2011 |
20120063695 | METHODS FOR ENCODING A DIGITAL PICTURE, ENCODERS, AND COMPUTER PROGRAM PRODUCTS - In one embodiment, a method for encoding a digital picture of a sequence of digital pictures is provided, the digital picture comprising a plurality of pixels, wherein the plurality of pixels is associated at least partially with a first group of pixels and the plurality of pixels or a plurality of pixels of another digital picture is associated at least partially with at least one second group of pixels. The method comprises determining, for the second group of pixels, a second group of pixels coding mode, determining, for the first group of pixels, based on the second group of pixels coding mode, a first group of pixels coding mode, and encoding the digital picture using the first group of pixels coding mode for the first group of pixels. | 03-15-2012 |
Da Ke Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20080210969 | Fabrication of Semiconductor Devices for Light Emission - A semiconductor device for light emission having a plurality of epitaxial layers with an n-type layer for light emission and a p-type layer for light reflection. The p-type layer has at least one seed layer for an outer layer of a conductive metal. The at least at least one seed layer is a material for providing a buffer for differential thermal expansion of the outer layer and the light reflecting layer. | 09-04-2008 |
Decheng Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20090123544 | STIMULUS-RESPONSIVE BIODEGRADABLE POLYMERS AND METHODS OF PREPARATION - There is presently provided a stimulus-responsive polymer comprising a biodegradable polymer backbone and a stimulus-responsive pendant group attached to the biodegradable polymer backbone, wherein the biodegradable polymer backbone comprises a poly(amino ester) or a poly(amido amine), the poly(amido amine) optionally comprising a disulfide linkage in the backbone. | 05-14-2009 |
20100279095 | COMPOSITE FILMS COMPRISING CARBON NANOTUBES AND POLYMER - A process for forming a composite film on a substrate comprises providing a suspension comprising an ionised polymer and functionalised carbon nanotubes in a solvent, at least partially immersing the substrate and a counterelectrode in the suspension, and applying a voltage between the substrate and the counterelectrode so as to form the composite film on the substrate. Electrical charges on the polymer and on the nanotubes have the same sign and the voltage is applied such that the charge on the substrate has the opposite sign to the charge on the polymer and the nanotubes. | 11-04-2010 |
20120045515 | HOLLOW SILICA PARTICLE WITH A POLYMER THEREON - The present invention provides a hollow silica micro- or nanoparticle with a polymer immobilized thereon. The polymer is covalently linked to the silica particle via urethane groups. Provided is also a method of covalently coupling a polymer to a silica surface. The method comprises contacting a silica surface that carries amino functional groups with a polymer with a carbonate group of the general Formula (2). R | 02-23-2012 |
20120232027 | CROSSLINKING BRANCHED MOLECULE THROUGH THIOL-DISULFIDE EXCHANGE TO FORM HYDROGEL - In a process for forming a hydrogel, a precursor crosslinkable through disulfide bonds for forming the hydrogel is provided in a solution. The precursor comprises a branched molecular structure, which comprises a plurality of branches. At least three of the branches each comprises a disulfide bond. The pH in the solution is adjusted to initiate thiol-disulfide exchange in the precursor, thus crosslinking the precursor through disulfide bonds formed by thiol-disulfide exchange. After the precursor is sufficiently crosslinked to form a hydrogel, the pH in the solution is adjusted to inhibit further thiol-disulfide exchange in the hydrogel. Further, a hydrogel matrix may comprise a polymer substantially crosslinked through disulfide bonds. The polymer may comprise a hydrophobic poly(amido amine) core and an amino-functionalized hydrophilic shell. | 09-13-2012 |
20130296444 | COPOLYMER, COMPOSITION AND METHOD FOR MODIFYING RHEOLOGY - A copolymer for modifying rheology is formed of monomer units consisting essentially of at least one first monomer unit comprising a polyhedral oligomeric silsesquioxane having an ethylenically unsaturated radical; at least one second monomer unit comprising an unsaturated oligo-poly(dimethyl siloxane)(meth)acrylate; and a sufficient amount of at least one unsaturated water-soluble monomer, such that the copolymer is soluble in water. A composition may comprise an electrolyte and the copolymer. The rheology of an environment comprising an electrolyte may be modified by adding the copolymer to the environment. | 11-07-2013 |
Dethau Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20090067095 | FLY HEIGHT COMPENSATION USING READ GAIN CONTROL LOOP - Apparatus and methods are disclosed that regulate head fly height so as to compensate for variation in height of a disk surface. An exemplary apparatus includes a circuit that detects disk height variation in response to variation in the gain of a variable gain amplifier, within an automatic gain control loop, that amplifies a read signal as the head reads from the disk surface. The circuit regulates the head fly height so as to compensate for the detected variation in disk height. | 03-12-2009 |
Det Hau Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20100007986 | SETTING WRITER BOUNDARIES FOR MULTIPLE WRITERS - A storage medium having a boundary located along a surface of the storage medium that functions as a transition point for selectively operating a first writer and a second writer of a plurality of writers, where the location of the boundary is set based on writing capabilities of the plurality of writers. | 01-14-2010 |
Det Hua Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20080298196 | Mapping Defects on a Data Wedge Basis - A method to map defects is provided. A select data track of a storage medium is scanned for a defect. At least one data wedge affected by the defect on the select data track is identified. Each data wedge includes available area for writing user data defined between two servo wedges that include position information. The at least one affected data wedge is identified as unusuable. | 12-04-2008 |
Donghui Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20130246108 | ARCHITECTURAL PLANNING SYSTEM AND PROCESS THEREFOR - An architectural planning system, that includes software and the process thereof, which actively tracks the relationship of organizational groups as well as the required connections therebetween, which information can be actively taken into account during an architectural planning phase. Generally, this provides an improved software tool and process for planning the physical locations of organizational groups within the building space. Further, changes in organizational needs can be readily modified and adapted through direct and dynamic collaboration between these parties. | 09-19-2013 |
Gong Xiao Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20090109718 | INTEGRATED CIRCUIT INCLUDING A CONTROLLER FOR REGULATING A POWER SUPPLY - An integrated circuit includes a controller configured to regulate an output of a power supply based on a first signal. The integrated circuit includes an input configured to receive the first signal and to be coupled to an external capacitor that sets an adjustable blanking time for the power supply. | 04-30-2009 |
Guotao Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20100329974 | HYDROGEN STORAGE MATERIAL AND A PROCESS FOR RELEASE OF HYDROGEN - There is disclosed a hydrogen storage material which may comprise an optionally substituted M-amino-borane complex or a composite comprising: (i) at least one of a M-nitrogen compound; and (ii) a compound comprising (Y—Z)—R bonds. M is a metal or metalloid; Y is an element selected from Group 13 of the Periodic Table of Elements; Z is an element selected from Group 15 of the Periodic Table of Elements; and R is hydrogen (H) or a hydrocarbyl. | 12-30-2010 |
Hai Jie Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20100328540 | HDMI and displayport dual mode transmitter - A method and apparatus is disclosed that is capable of transmitting video signals and/or audio signals using the HDMI interface standard or the DisplayPort interface standard. A dual mode transmitter is disclosed that is configurable to transmit to a first sink device, configured in accordance with a HDMI display interface, in a HDMI mode of operation and/or a second sink device, configured in accordance with a DisplayPort display interface, in a DisplayPort mode of operation. The dual mode transmitter is configured to receive a biasing current from the first sink device in the HDMI mode of operation or to internally provide the biasing current in DisplayPort mode of operation by selecting impedances from selectable impedance networks. The dual mode transmitter is configured to transmit the video signals and/or audio signals by biasing one or more transistors using the biasing current. | 12-30-2010 |
20120260301 | HDMI AND DISPLAYPORT DUAL MODE TRANSMITTER - A method and apparatus is disclosed that is capable of transmitting video signals and/or audio signals using the HDMI interface standard or the DisplayPort interface standard. A dual mode transmitter is disclosed that is configurable to transmit to a first sink device, configured in accordance with a HDMI display interface, in a HDMI mode of operation and/or a second sink device, configured in accordance with a DisplayPort display interface, in a DisplayPort mode of operation. The dual mode transmitter is configured to receive a biasing current from the first sink device in the HDMI mode of operation or to internally provide the biasing current in DisplayPort mode of operation by selecting impedances from selectable impedance networks. The dual mode transmitter is configured to transmit the video signals and/or audio signals by biasing one or more transistors using the biasing current. | 10-11-2012 |
Hong Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20110136935 | BONE AND/OR DENTAL CEMENT COMPOSITION AND USES THEREOF - The present invention provides a composition comprising: at least one viscosity-enhancing agent; and at least one macromonomer. In particular, the composition may be a bone cement composition and/or a dental cement composition. The composition may be used in medicine. The composition may be used in orthopedic and/or periodontal applications. The present invention also provides uses of the composition. | 06-09-2011 |
20150203454 | ANTIFUNGAL COMPOUND - There is provided compound for use in therapy, the compound comprising repeating units of hydrophilic heterocyclic amine monomers that are coupled by hydrophobic linkers selected to confer a therapeutic effect. There is also provided the use of the above compound in the manufacture of a medicament for the treatment of a fungal infection and a method of treating a fungal infection using the above compound. | 07-23-2015 |
Honglei Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20090167587 | ANALOG-TO-DIGITAL CONVERTER - An analog-to-digital converter (ADC) and a battery operated electronic device comprising the ADC. The ADC comprising an input switch; an array of binary-weighted capacitors, the array of capacitors receiving the input voltage signal via the input switch in an on state of the input switch; a plurality of switches, each switch connected in series with a respective one of the capacitors at an opposite side compared to the input switch, wherein a VDD signal is applied to each switch in one switching state and ground in another switching state; a comparator having as one input a voltage from the input switch side of the array of capacitors and as another input a voltage of VDD/2; and a switch control unit coupled to an output of the comparator for controlling the switches based on the output from the comparator. | 07-02-2009 |
20110074616 | AMPLIFIER - Briefly, one or more embodiments of an amplifier, including example applications, are described. | 03-31-2011 |
Huabiao Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20130307069 | METHOD FOR FORMING SEMICONDUCTOR LAYOUT PATTERNS, SEMICONDUCTOR LAYOUT PATTERNS, AND SEMICONDUCTOR STRUCTURE - A method for forming semiconductor layout patterns providing a pair of first layout patterns being symmetrical along an axial line, each of the first layout patterns comprising a first side proximal to the axial line and a second side far from the axial line; shifting a portion of the first layout patterns toward a direction opposite to the axial line to form at least a first shifted portion in each first layout pattern, and outputting the first layout patterns and the first shifted portions on a first mask. | 11-21-2013 |
20140337809 | METHOD FOR FORMING SEMICONDUCTOR LAYOUT PATTERNS, SEMICONDUCTOR LAYOUT PATTERNS, AND SEMICONDUCTOR STRUCTURE - A method for forming semiconductor layout patterns providing a pair of first layout patterns being symmetrical along an axial line, each of the first layout patterns comprising a first side proximal to the axial line and a second side far from the axial line; shifting a portion of the first layout patterns toward a direction opposite to the axial line to form at least a first shifted portion in each first layout pattern, and outputting the first layout patterns and the first shifted portions on a first mask. | 11-13-2014 |
Hua-Biao Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20150074620 | METHOD OF MAKING PHOTOMASK LAYOUT AND METHOD OF FORMING PHOTOMASK INCLUDING THE PHOTOMASK LAYOUT - A method of making a photomask layout is provided. A graphic data of a photomask is provided. The graphic data includes at least one rectangular pattern. A correction step is performed to the graphic data by using a computer. The correction step includes adding a substantially ring-shaped pattern inside the rectangular pattern. A method of forming a photomask by using the photomask layout obtained by the said method is also provided. In an embodiment, the photomask is suitable for defining micro-lenses of a solid-state image sensor. | 03-12-2015 |
Huanan Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20140148358 | SYSTEM AND METHOD FOR DETECTING ONE OR MORE ANALYTES IN A FLUID - Various embodiments provide a system for detecting one or more analytes in a fluid. The system comprises: a controller adapted to obtain one or more sample streams of the fluid. The controller is configured in use to form a plurality of output streams. Each output stream comprises at least part of one of the one or more sample streams. The system further comprises: a detector adapted to receive from the controller the plurality of output streams and comprising a plurality of sensors. Each sensor is operable to detect an interaction between a corresponding detecting agent and a corresponding analyte. The detector is configured in use to detect one or more said interactions using the plurality of output streams to determine if the fluid contains one or more said analytes. A corresponding method is also provided. | 05-29-2014 |
Huang Shuang Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20100068851 | CASTELLATION WAFER LEVEL PACKAGING OF INTEGRATED CIRCUIT CHIPS - Systems and methods for packaging integrated circuit chips in castellation wafer level packaging are provided. The active circuit areas of the chips are coupled to castellation blocks and, depending on the embodiment, input/output pads. The castellation blocks and input/output pads are encapsulated and held in place by an encapsulant. When the devices are being fabricated, the castellation blocks and input/output pads are sawed through. If necessary, the wafer portion on which the devices are fabricated may be thinned. The packages may be used as a leadless chip carrier package or may be stacked on top of one another. When stacked, the respective contacts of the packages are preferably coupled. Data may be written to, and received from, packaged chips when a chip is activated. Chips may be activated by applying the appropriate signal or signals to the appropriate contact or contacts. | 03-18-2010 |
Jiaqi Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20150048509 | CMOS COMPATIBLE WAFER BONDING LAYER AND PROCESS - A wafer bonding layer and a process for using the same for bonding wafers are presented. The wafer bonding process includes providing a first wafer, providing a second type wafer and providing a water bonding layer. The wafer bonding layer is provided separately on a contact surface layer of the first or second wafer as part of a CMOS compatible processing recipe. | 02-19-2015 |
Jien Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20130022553 | NOVEL POLYAMINO POLYKETIDE ANTIBIOTICS AND USES THEREOF - The present invention relates to novel polyamino polyketide antibiotics, methods of their production as well as methods of using these antibiotics, for example, for inhibition or removal of biofilm formation or for treating bacterial infection with these antibiotics. | 01-24-2013 |
20130131172 | NOVEL ANTIMICROBIAL COMPOUNDS AND USES THEREOF - The present invention relates to novel antimicrobial compounds, methods of their production as well as uses thereof. | 05-23-2013 |
20140256812 | NOVEL ANTIMICROBIAL COMPOUNDS AND USES THEREOF - The present invention relates to novel antimicrobial compounds, methods of their production as well as uses thereof. | 09-11-2014 |
Jishan Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20150368494 | ELECTRICALLY CONDUCTIVE INK COMPOSITION AND METHOD OF PREPARATION THEREOF - Method of preparing an electrically conductive ink composition is provided. The method includes providing one or more electrically conductive particles; contacting each of the one or more electrically conductive particles with a surface modifying agent and forming a layer of the surface modifying agent on each of the one or more electrically conductive particles by self-assembly. An electrically conductive ink composition, and use of the electrically conductive ink are also provided. | 12-24-2015 |
Lianjun Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20090117408 | PERPENDICULAR MAGNETIC RECORDING DISK AND METHOD OF MANUFACTURING THE SAME - To provide a perpendicular magnetic recording disk having a film structure that improves overwrite characteristics (O/W) while maintaining a coercive force (Hc) high enough not to affect heat fluctuation resistance, and a manufacturing method thereof. | 05-07-2009 |
Lifang Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20100299787 | N-TERMINAL XA27 SIGNAL ANCHOR AND ITS USE FOR LOCALIZATION OF FUSION PROTEINS - The present application is directed to a functional signal anchor that localizes a fusion protein to the apoplast of vascular elements in plants. The signal anchor is useful for engineering secretory proteins to the cell wall and or/apoplast of plant cells. The signal anchor is also useful for producing secretory proteins in transgenic plant cells in a bioreactor. | 11-25-2010 |
Li Fang Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20120073018 | JATROPHA CURCAS CURCIN GENES, TISSUE-SPECIFIC PROMOTERS AND GENERATION OF CURCIN-DEFICIENT TRANSGENIC JATROPHA PLANTS - The present invention relates to the isolation of | 03-22-2012 |
Ling Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20150084111 | GUARD RING FOR MEMORY ARRAY - A device and a method for forming a device are presented. The method includes providing a substrate having an array region in which memory cells are to be formed. Storage gates of the memory cells are formed in the array region. A guard ring surrounding the array region is formed. A gate electrode layer is formed on the substrate. The gate electrode layer fills gaps between the storage gates and guard ring. The gate electrode layer is planarized to produce a planar surface between the gate electrode layer, storage gates and guard ring. The guard ring maintains thickness of the gate electrode layer in the array region such that thickness of the storage gates across center and edge regions of the array region is uniform. | 03-26-2015 |
20150087123 | CONTACT STRAP FOR MEMORY ARRAY - Devices and methods for forming a device are disclosed. The method includes providing a substrate having a memory array region. Front end of line (FEOL) process is performed to form components of memory cell pairs. The FEOL process forms storage gates, access gates or word lines, source/drain regions, spacers, erase gates and source line isolation dielectrics. The memory cell pair shares a common source line (SL). A SL strap opening is provided. The source line strap opening is formed between adjacent memory cell pair. The source line strap opening does not overlap the storage gate of the memory cell. | 03-26-2015 |
20150147872 | METHODS FOR FABRICATING INTEGRATED CIRCUITS USING CHEMICAL MECHANICAL POLISHING - Methods for fabricating integrated circuits are disclosed. In an exemplary embodiment, a method for fabricating an integrated circuit includes forming a silicon material layer over a semiconductor substrate. The semiconductor substrate includes a logic device region and a memory array region. The memory array region has a memory device formed on the semiconductor substrate. The method further includes forming a capping layer over the silicon material layer and over the memory device and removing the capping layer from over the memory device in the memory array region using a first chemical mechanical polishing process while leaving at least a first portion of the capping layer in place over the logic device region. Further, the method includes removing the first the silicon material layer from over the memory device in the memory array region using a second chemical mechanical polishing process. | 05-28-2015 |
20160133637 | GUARD RING FOR MEMORY ARRAY - A device and a method for forming a device are presented. The method includes providing a substrate having an array region in which memory cells are to be formed. Storage gates of the memory cells are formed in the array region. A guard ring surrounding the array region is formed. A gate electrode layer is formed on the substrate. The gate electrode layer fills gaps between the storage gates and guard ring. The gate electrode layer is planarized to produce a planar surface between the gate electrode layer, storage gates and guard ring. The guard ring maintains thickness of the gate electrode layer in the array region such that thickness of the storage gates across center and edge regions of the array region is uniform. | 05-12-2016 |
20160141296 | RELIABLE NON-VOLATILE MEMORY DEVICE - Device and method for forming a device are disclosed. The method includes providing a substrate prepared with a memoir), cell region. At least first and second memory cells are formed on the memory cell region. Each of the memory cells is formed by forming a split gate having first and second gates. The first gate is a storage gate having a control gate over a floating gate and the second gate is a wordline. Re-oxidized layers which extend from top to bottom of the control gate are formed on sidewalls of the control gate. First source/drain (S/D) region is formed adjacent to the second gate and second S/D region is formed adjacent to the first gate. The first and second gates are coupled in series and the second S/D region is a common S/D) region for adjacent first and second memory cells. An erase gate is formed over the common S/D region. | 05-19-2016 |
Minjie Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20100052803 | VOLTAGE CONTROLLED OSCILLATOR - An integrated circuit and an apparatus are provided. The integrated circuit comprises a bias circuit, an LC resonator circuit, and a current mode logic (CML) frequency divider. The bias circuit generates first and second bias voltages. The LC resonator circuit generates an oscillation signal having an oscillation frequency. The CML frequency divider, coupled to the bias circuit and the LC resonator circuit, biased by the first and second bias voltages, receives the oscillation signal to generate an output signal having an output frequency with a fractional rate of the oscillation frequency. The oscillation signal comprises AC and DC components, the CML frequency divider receives the AC component to determine an injected frequency and reuses the DC component to provide tail currents to determine a natural frequency of the CML frequency divider. The output frequency is determined by the injected frequency and the natural frequency. | 03-04-2010 |
Min Jie Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20110116578 | Mobile Communication System with Integrated GPS Receiver - A receiver includes a mixer, a poly phase filter, a channel select filter, an analog-to-digital converter and a HI/LO side reject selection unit. The mixer downconverts a signal to generate an in-phase signal and a quadrature signal. The poly phase filter for generates differential IF signals based on the in-phase signal and the quadrature signal. The channel select filter filters out unwanted channel signals from the differential IF signals. The analog-to-digital converter converts the filtered signal into a digital output signal. The HI/LO side reject selection unit is coupled between the mixer and the poly phase filter and capable of rejecting image signals while the mixer is at a high side frequency or at a low side frequency. | 05-19-2011 |
Nai En Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20130162810 | APPARATUS FOR INSPECTING ROTARY PARTS AND THE METHOD OF THE INSPECTION - A computer vision inspection system disclosed for use in inspecting of rotary parts like pulley gear or bearing product with internal slots or rails to determine the fabrication quality of the functional dimension of the slots or rails with the help of inspection balls ( | 06-27-2013 |
Qing Yang Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20130292586 | THz PHOTOMIXER EMITTER AND METHOD - A THz photomixer emitter is disclosed. The emitter comprises a photoconductive material, an antenna structure, and an electrode array. The electrode array is disposed such that an electric field associated with photocarriers generated in the photoconductive material is coupled to the antenna for emission of a THz wave via the antenna structure. The electrode array is configured such that an electric field resonance pattern of the electrode array is substantially aligned with an emission field pattern of the antenna structure. | 11-07-2013 |
Qiong Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20140097862 | TEST STRUCTURE FOR WAFER ACCEPTANCE TEST AND TEST PROCESS FOR PROBECARD NEEDLES - Provided is a test structure for wafer acceptance test (WAT). The test structure includes a row of a plurality of first pads electrically connecting to each other, a second pad, a third pad, a first peripheral metal line, and a second peripheral metal line. The second pad is disposed in the vicinity of a first end of the row, wherein the second pad is electrically disconnected to the first pads. The third pad is disposed in the vicinity of a second end of the row, wherein the third pad is electrically disconnected to the first pads. The first peripheral metal line is disposed at a first side of the row and electrically connected to the second pad. The second peripheral metal line is disposed at a second side of the row and electrically connected to the third pad. | 04-10-2014 |
20150278676 | CURIOSITY-BASED EMOTION MODELING METHOD AND SYSTEM FOR VIRTUAL COMPANIONS - The invention proposes that a software agent for assisting a user in a virtual environment defined by a first concept map, maintains a record of its experiences in the form of a second concept map. The concept maps are compared to obtain a measure of stimulation. The measure of stimulation is used to derive a comparison value indicative an emotional state of the user, and the comparison value is used in a reward function to guide the behavior of the software agent. | 10-01-2015 |
Ruige Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20150260682 | MICROFLUIDIC DEVICE FOR GEL ELECTROPHORESIS AND METHOD OF MANUFACTURING THEREOF - According to embodiments of the present invention, a microfluidic device for gel electrophoresis is provided. The microfluidic device includes a sample channel configured to receive a sample; a stacking channel comprising a preloaded stacking reagent; and a separation channel comprising a preloaded separation reagent, wherein the preloaded stacking reagent has a physical characteristic different from that of the preloaded separation reagent; and wherein the sample channel, the stacking channel and the separation channel are in fluid communication with one another. According to further embodiments of the present invention, a method of manufacturing a microfluidic device for gel electrophoresis is also provided. | 09-17-2015 |
20150323498 | DEVICES FOR EXTRACTING AT LEAST ONE ANALYTE - A device for extracting at least one analyte may include: a sample reservoir configured to contain a sample comprising at least one target analyte and interfering materials; at least one extraction chamber connected to the sample reservoir; at least one porous structure lining one or more sides of the at least one extraction chamber; and a voltage source configured to provide a first voltage and a second voltage, wherein, when the first voltage is provided, the at least one target analyte and the interfering materials move towards the at least one extraction chamber or to a predetermined area from the at least one extraction chamber, wherein, when the second voltage is provided, the interfering materials pass through and exit the at least one extraction chamber, and the at least one target analyte is stopped from exiting the at least one extraction chamber by means of the at least one porous structure. | 11-12-2015 |
Ruoyun Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20120030618 | SYSTEMS AND METHODS FOR ASSIGNING ATTRIBUTES TO A PLURALITY OF SAMPLES - Systems and methods for assigning attributes to a plurality of samples are provided. An exemplary system includes an instrument configured to perform an experiment on a plurality of samples in a multi-sample support device and to produce a plurality of measured values. The system further includes a computer system in communication with the instrument. The computer system is configured to receive the plurality of measured values from the instrument, store the plurality of measured values in a memory configured as a grid of cells representing the grid of the multi-sample support device, display the grid of cells in a graphical user interface, receive a selected cell from the graphical user interface, receive two or more attribute values for the selected cell from the graphical user interface, and store the two or more assigned attribute values along with a measured value of the selected cell in the memory configured as a grid of cells. | 02-02-2012 |
20120194522 | Systems and Methods for the Analysis of Protein Melt Curve Data - The present teachings relate to embodiments of systems and methods for the analysis of melt curve data for a plurality of samples. According to various embodiments, a melting temperature (T | 08-02-2012 |
20140213487 | Systems and Methods for Biological Analysis - A biological analysis system is provided. The system comprises an interchangeable assembly configured to accommodate any one of a plurality of sample holders, each respective sample holder configured to receive a plurality of samples. The system also includes a control system configured to cycle the plurality of samples through a series of temperatures. The system further includes an optical system configured to detect fluorescent signals emitted from the plurality of samples. The optical system, in particular, can comprise a single field lens, an excitation source, an optical sensor, and a plurality of filter components. The excitation source can be one or more light emitting diodes. The field lens can be a bi-convex lens. | 07-31-2014 |
20140236496 | Methods and Systems for Visualizing and Evaluating Data - A computer-implemented method of generating a digital polymerase chain reaction (dPCR) result is provided. The method includes detecting a first set of emission data from a plurality of samples, each included in a sample region of a plurality of sample regions, at a first time during an amplification period. The method further includes determining a positive or negative amplification determination for each sample of the plurality of samples based in part on the first set of emission data. A dPCR result is generated based on the positive or negative amplification determinations for the plurality of samples. | 08-21-2014 |
Sai Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20140196017 | SYSTEM AND METHOD FOR COMPILER ASSISTED PARALLELIZATION OF A STREAM PROCESSING OPERATOR - A method of enabling compiler assisted parallelization of one or more stream processing operators in a stream processing application, which consists of a data flow graph with operators as vertices connected by streams. The method includes specifying a parallelized version of one or more of the operators, with a parameterized degree of parallelism, in the stream application, evaluating whether or not to use the parallelized operator, deciding the degree of parallelism of the parallelized operator, if there is a need for a parallelized operator. | 07-10-2014 |
Shao Hai Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20090115464 | MULTIPLE-BRANCHING CONFIGURATION FOR OUTPUT DRIVER TO ACHIEVE FAST SETTLING TIME - A multiple branching configuration for output driver which achieves a fast settling time is provided. The multiple branching configuration comprises breaking down a typical output buffer stage into multiple branches; and utilizing multiple unit area sized transistors connected in parallel. | 05-07-2009 |
20090115465 | LOW POWER, HIGH SLEW RATE CCD DRIVER - A low power, high slew rate output driver circuit system is provided. The Circuit system comprises a cascade of two high-speed stages and a variable current biasing block. The combination of these two elements enables the realization of a high slew rate, yet low power output driver system. | 05-07-2009 |
Shao-Hui Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20150137323 | METHOD FOR FABRICATING THROUGH SILICON VIA STRUCTURE - A method for fabricating through silicon via (TSV) structure is disclosed. The method includes the steps of: providing a substrate; forming a through-silicon via (TSV) in the substrate; depositing a liner in the TSV; removing the liner in a bottom of the TSV; and filling a first conductive layer in the TSV for forming a TSV structure. | 05-21-2015 |
20150264813 | CHIP-STACK INTERPOSER STRUCTURE INCLUDING PASSIVE DEVICE AND METHOD FOR FABRICATING THE SAME - A chip-stack interposer structure including a passive device is described, including an interposing layer, a capacitor, a first contact and a second contact. The capacitor is embedded in or disposed on the interposing layer, including a first electrode, a second electrode and a dielectric layer between the first and the second electrodes. The first contact is connected with the first electrode. The second contact is connected with the second electrode. The first electrode and the second electrode are disposed at the same side of the interposing layer or at different sides of the interposing layer. | 09-17-2015 |
20150357397 | SEMICONDUCTOR APPARATUS - A semiconductor apparatus including a stacked capacitance structure is provided. The stacked capacitance structure includes a first inner metal layer having a first pad area adjacent to an edge of the first inner metal layer, a first insulating layer disposed on the first inner metal layer and exposing the first pad area, a second inner metal layer disposed on the first insulating layer and having a second pad area adjacent to an edge of the second inner metal layer, a second insulating layer disposed on the second inner metal layer and exposing the second pad area, and a third inner metal layer covering the second inner metal layer and including at least one first slit. The first pad area and the second pad area include a plurality of pads. The first slit corresponds to the second pad area, such that the pads on the second pad area are exposed. | 12-10-2015 |
20160133687 | Metal-Insulator-Metal Capacitor Structure and Method for Manufacturing the Same - A metal-insulator-metal (MIM) capacitor structure and a method for manufacturing the same. The method includes a step hereinafter. A 5-layered dual-dielectric structure is provided on a substrate. The 5-layered dual-dielectric structure includes a bottom metal layer, a first dielectric layer, an intermediate metal layer, a second dielectric layer and a top metal layer in order. The first dielectric layer and the second dielectric layer have different thicknesses. | 05-12-2016 |
Shao Shan Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20100250804 | METHOD FOR IC COMMUNICATION SYSTEM - A method of optimizing the usage of communication buses is disclosed. In this method, a slave may function, when necessary, as a ‘pseudo-master’. This allows direct communication between slaves, one of which functions as a ‘pseudo-master’. This hence relieves the Master device of the load required as an intermediary for the communication of said slaves. | 09-30-2010 |
Shiqian Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20130044127 | METHOD AND DEVICE FOR ALIGNING A PLURALITY OF DIGITAL PICTURES - A method for aligning a plurality of first digital pictures. Each first digital picture includes a plurality of pixels wherein each pixel is associated with a pixel value. The method includes generating a second digital picture for each first digital picture. Generating the second digital picture for the first digital picture includes determining, for each of a plurality of pixels of the first digital picture, a number representing the pixel values of a plurality of pixels in a neighborhood of the pixel relatively to the pixel value of the pixel. The method further includes assigning the number as a pixel value to a pixel of the second digital image corresponding to the pixel of the first digital image. The method further includes generating aligning parameters based on the plurality of second digital pictures. The method further includes aligning the plurality of first digital pictures based on the aligning parameters. | 02-21-2013 |
20130287296 | METHOD AND DEVICE FOR IMAGE PROCESSING - Embodiments provide a method for processing a first image based on a second image, wherein each pixel in the first image has a plurality of color components and has a corresponding pixel in the second image, and wherein each value of a color component in the first image corresponds to a value of a color component in the second image. The method may include deciding, for each color component of a pixel in the first image, whether to modify the value of the color component dependent on a predetermined criterion. The method may further include determining a similarity index between the pixel in the first image and the corresponding pixel in the second image based on, for each color component of the pixel, the value of the color component of the pixel, or if it is decided that the value of the color component of the pixel is to be modified, the corresponding value of the color component in the second image. | 10-31-2013 |
20150154468 | METHOD AND DEVICE FOR IMAGE PROCESSING - Embodiments provide a method for processing an input image having a plurality of pixels, wherein each pixel has a pixel position. The method may include determining, for each pixel position, a vector based on the input image; and determining, for each pixel position, a detail value for the pixel position based on the determined vectors at a plurality of neighboring pixel positions within a predetermined neighboring block of the pixel position. | 06-04-2015 |
Tianyun Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20090217855 | PONTOON-TYPE FLOATING STRUCTURE - A pontoon-type floating structure comprising an upper deck that is to be maintained above water level and that is to receive and support a load by the load resting thereon; and a horizontal array of chambers disposed underneath the upper deck, with the chambers providing a first set of chambers that provide the structure with buoyancy, and a second set of chambers with water having access thereto so that the second set of chambers, under steady state conditions, do not provide buoyancy. | 09-03-2009 |
Ting Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20120197586 | I/O Module with Multi-Dimensional Cold Junction Compensation - An I/O circuit for measuring temperatures within an industrial control system uses a stored empirical model together with input from at least one reference temperature sensor to determine inter-terminal temperature differences for more accurate cold junction compensation. | 08-02-2012 |
Wilianto Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20140081720 | METHOD AND SYSTEM FOR PROCESSING COUPONS IN A NEAR FIELD TRANSACTION - A method for processing a coupon in a near field transaction includes: receiving, by near field communication, payment details and a coupon record; identifying if the coupon record is valid by comparing the coupon record to a stored configuration profile; modifying the transaction amount for the transaction based on a modifier in the coupon record; and submitting an authorization request for the transaction with the modified transaction amount and the received payment details. A method for applying a coupon in a near field transaction includes: storing payment details in a contactless application; receiving coupon data and coupon details for the coupon; displaying the coupon details to a user; receiving an indication of selection of the coupon by the user; storing the coupon data in the contactless application; and transmitting, by near field communication, the payment details and coupon data in the contactless application for use in a financial transaction. | 03-20-2014 |
20140358709 | Card Present Transaction Authentication by Short Messaging Service - A method and system for internet purchasing from a mobile phone handset is provided. The method includes a remote point-of-sale (POS) payment system determining card present information from payment information of the mobile phone handset via user transparent short messaging service (SMS) communication, wherein the payment information comprises one or more of credit card information and value-added services information. The method also includes the remote POS payment system forwarding the card present information to a merchant server and the merchant server transmitting the card present information to a payment acquirer system. | 12-04-2014 |
Xiang Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20140200819 | HIGH-FIDELITY ADAPTIVE CURVELET DOMAIN PRIMARY-MULTIPLE SEPARATION PROCESSING OF SEISMIC DATA - Methods and systems for separating multiple events from primary events in noisy seismic data are described. Multiples are predicted and then the predictions are improved by least-square matching filtering in the space and time domain. An adaptive curvelet domain separation (ACDS) is then performed and the ACDS equation is solved with an iterative soft-thresholding technique. Further processing can be added to compensate for prediction inaccuracy or variable/excessive seismic data noise by dividing the seismic data into predetermined bands and processing each band independently. | 07-17-2014 |
Xianyi Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20090284261 | Lamp With Metering Device - A lamp includes a generator that generates electricity. A battery stores the generated electricity. A light source produces light from the stored electricity. A metering device tallies an operating parameter indicative of the amount of electrical energy consumed by the lamp. | 11-19-2009 |
Xiaohu Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20150142863 | SYSTEM AND METHODS FOR DISTRIBUTED DATA STORAGE - A systematic distributed storage system (DSS) comprising: a plurality of storage nodes, wherein each storage node configures to store a plurality of sub blocks of a data file and a plurality of coded blocks, a set of repair pairs for each of the storage nodes, wherein the system is configured to use the respective repair pair of storage nodes to repair a lost or damaged sub block or coded block on a given storage node. Also a distributed storage system DSS comprising h non-empty nodes, and data stored non homogenously across the non-empty nodes according to the storing codes (n,k). Further a method for determining linear erasure codes with local repairability comprising: selecting two or more coding parameters including r and δ; determining if an optimal [n, k, d] code having all-symbol (r, δ)-locality (“(r, δ) | 05-21-2015 |
Yang Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20160089837 | METHOD FOR MAKING FUNCTIONALLY GRADIENT COATINGS BY 3D PRINTING BASED ON ELECTROSTATIC SPINNING AND ELECTROSTATIC SPRAYING - A method for making functionally gradient coatings by 3D printing based on electrostatic spinning and electrostatic spraying is disclosed, which uses a hybrid 3D printing system based on electrostatic spinning and electrostatic spraying including: a first injection pump, a second injection pump, a first nozzle, a second nozzle, a high voltage power supply, a core rod collector, a controller, a motor and a speed-adjusting unit. The first injection pump, the first nozzle, the high voltage power supply, the core rod collector and the controller constitute an electrostatic spinning subsystem. The second injection pump, the second nozzle, the high voltage power supply, the core rod collector and the controller constitute an electrostatic spraying subsystem. The electrostatic spinning subsystem is controlled by the controller to generate a first material coating, and the electrostatic spraying subsystem is controlled by the controller to generate a second material coating. The method can make multiple layers of functional gradient coatings according to individual needs. | 03-31-2016 |
Yew Meng Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20110230076 | METHOD, SYSTEM AND DEVICES FOR INTERCONNECTING A PLURALITY OF DEVICES - An electrical connector comprising an insulative housing having a top, a bottom and two sidewalls interconnecting to form a mating face at one end and a rear face at another end and whereby there is a mating slot formed at the mating face for receiving a complementary connector; a first set of contacts mounted in a first set of channels incorporated at the top of the insulative housing and a second set of contacts mounted in a second set of channels incorporated at the bottom of the insulative housing; and a shielding device located between the first set of contacts and the second set of contacts. In another embodiment, an electrical connector comprising an insulative body having a top, a bottom, a front face and a rear face; a plurality of tongues, each tongue having a top tongue surface and a bottom tongue surface, extending from the front face in a direction away from the insulative body; one set of terminals mounted in one set of tongue slots incorporated at the top tongue surface of each tongue and another set of terminals mounted in another set of tongue slots incorporated at the bottom tongue surface of each tongue, wherein the tongue slots incorporated at the bottom tongue surface are aligned to the tongue slots incorporated at the top tongue surface; and a plurality of lateral slots in the insulative body configured to receive at least one attachment device. In one embodiment, a method of interconnecting multiple devices comprising the steps of stacking a plurality of connectors one above the other, wherein at least the bottom connector is a board mount connector; aligning a first set of terminals in each connector to a second set of terminals in each connector; shielding the signals of the first set of terminals and the signals of the second set of terminals from each other by incorporating a shielding device between the first set of terminals and the second set of terminals; and tapering the terminals at the board mount end of the connectors. | 09-22-2011 |
Yilei Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20080262658 | Vibration Compensation Based on Identification of Vibration Frequency - A shock detection circuit housed in an electronic device includes an output shock signal that is indicative of vibration amplitude. To compensate for vibrations that are experienced by the electronic device, the output shock signal is analyzed. The analysis of the output shock signal allows a vibration frequency of the output shock signal to be identified and used in vibration compensation. | 10-23-2008 |
Yingnan Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20130204392 | METHOD FOR PROMOTING STEM CELL CHONDROGENESIS - There is provided a method for promoting stem cell chondrogenesis, comprising the step of culturing a population of stem cells on a plurality of imprints disposed on a substrate, the imprints being configured to selectively promote chondrogenesis of the stem cells. | 08-08-2013 |
Yipin Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20160054387 | METHOD FOR PROVIDING AN ON-CHIP VARIATION DETERMINATION AND INTEGRATED CIRCUIT UTILIZING THE SAME - A method for providing an on-chip variation determination and an integrated circuit utilizing the same are provided. The method includes: outputting, by a launch register circuit, a test data to the capture register circuit according to the first clock; receiving, by a capture register circuit, the test data from the launch register circuit according to the second clock; adjusting, by a control circuit, a first number of a first chain of delay elements to generate the first clock and a second number of a second chain of delay elements for the capture register circuit to just capture the test data to generate the second clock; and determining, by the control circuit, a path delay between the launch register circuit and the capture register circuit based on the first number of the first chain of delay elements and the second number of the second chain of delay elements. | 02-25-2016 |
20160065182 | DIGITAL CIRCUIT - A digital circuit comprises a plurality of functional circuits and a finite state machine. Each functional circuit comprises a digital macro, a resistance control device and at least one device with capacitance. The digital macro is coupled to a ground. The resistance control device is electrically connected between the digital macro and an always-on power mesh. The at least one device with capacitance is electrically connected between the resistance control device and the ground. The finite state machine is electrically connected to the resistance control device, and is configured to adjust the resistance of the resistance control device. | 03-03-2016 |
Yong Dong Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20110047630 | METHOD AND SYSTEM FOR TAMPER PROOFING A SYSTEM OF INTERCONNECTED ELECTRONIC DEVICES - A method and system for tamper proofing a system of interconnected electronic devices. The method comprises splitting embedded software of each electronic device into at least two executable parts, a stationary part residing in memory of said each electronic device and a non-stationary part residing in memory of another electronic device. | 02-24-2011 |
Yongling Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20140374268 | METHOD FOR FORMING A COMPOSITE FILM - According to embodiments of the present invention, a method for forming a composite film is provided. The method includes providing a nanowire forming template, forming a plurality of nanowires through the nanowire forming template, removing material from a partial portion of the nanowire forming template to expose a portion of the plurality of nanowires, and forming a polymeric film between the plurality of nanowires to form a composite film. | 12-25-2014 |
Yuan Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20110099021 | CONTENT FEATURE-PRESERVING AND COMPLEXITY-SCALABLE SYSTEM AND METHOD TO MODIFY TIME SCALING OF DIGITAL AUDIO SIGNALS - A time-domain system and method of modifying the time scale of digital audio signals includes a pre-processor. The pre-processor forms a synthesized signal for processing with minimum computation and that has optional features to give preference to certain audio channels and/or frequency bands, a mechanism of adaptively characterizing the temporal features of the synthesized signal by its normalized power and zero-crossing count, and a mechanism of identifying a segment of the synthesized signal where the time scale can be modified without introducing artifacts or losing content. | 04-28-2011 |
Zhenlong Wu, Singapore SG
Patent application number | Description | Published |
---|---|---|
20130210024 | COMBINATION TREATMENT OF CANCER - The present technology relates to a method of treating cancer by sensitizing human tumours to DNA damaging therapies through activating FBXO32 expression. Transactivation of FBXO32 through the inhibition of EZH2, a histone methyltransferase, decreases p21 protein induction which results in the sensitization of human tumours to chemotherapy. The method further provides a prognostic method to determine if a combination treatment would be effective. | 08-15-2013 |