Kwak, KR
Bong Sik Kwak, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20110058459 | METHOD AND DEVICE FOR ADJUSTING TILT OF RECORDING MEDIUM - A tilt control method of a recording medium comprises fixing the recording medium to a recording reproducing apparatus; performing first tilt compensation in a state that the recording medium is stopped; and performing second tilt compensation in a state that the recording medium in which the first tilt compensation has been performed is rotated. | 03-10-2011 |
Bong Soon Kwak, Daegu KR
Patent application number | Description | Published |
---|---|---|
20090280214 | ARTIFICIAL INTELLIGENCE APPARATUS FOR MAKING FROZEN YOGURT AND METHOD FOR CONTROLLING - An apparatus includes a housing, a heat conductive container for receiving yogurt ingredients, a heating unit installed in the housing and provided with a heating element for heating the container, a cooling unit installed in the housing and provided with a refrigerant pipe for cooling the container by a refrigeration cycle caused by supplying electric power, a stirring unit provided with a stirring blade which is driven by a motor to be rotated in the container, and a control unit configured to selectively control the heating unit, the cooling unit and the stirring unit to make frozen yogurt of the yogurt ingredients. A method includes steps for preparing frozen yogurt using the apparatus, wherein the frozen yogurt is fermented, ripened and frozen under control of the control unit within a single container, for example. In alternative examples, other fermented yogurt and non-fermented ice cream or sherbet products are made using the same apparatus. | 11-12-2009 |
Bong Wha Kwak, Hwaseong-Si KR
Patent application number | Description | Published |
---|---|---|
20100058816 | Drum type washing machine - Disclosed herein is a drum type washing machine including a body, a tub arranged in the body, and a drum rotatably installed in the tub, and an inner surface of a rear wall of the has a flat portion along a rotating direction of the drum. | 03-11-2010 |
20140096571 | WASHING MACHINE - A washing machine including a washing tub to allow enhancement in washing efficiency. A washing tub of the washing machine includes a pattern having a protrusion portion to generate friction force between laundry and the washing tub and to thereby increase washing efficiency. The pattern has a concave-convex structure and performs action similar to a lifter, washing efficiency may be enhanced using tumbling generated by the pattern. A plurality of drain holes are arranged in a certain pattern in the washing tub to prevent a dehydration bottleneck phenomenon in which dehydration is concentrated at a particular drain hole and to increase a dehydration rate. The pattern is provided such that protrusion portions and recessed portions continue on the surface of the washing tub to enhance stiffness of the washing tub. | 04-10-2014 |
Boo Dong Kwak, Gyunggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090078975 | CMOS image sensor - There is provided a CMOS image sensor including: a photodiode receiving light to generate photogenerated charges; a transmission gate unit transmitting the photogenerated charges generated by the photodiode to a first floating diffusion area, and increasing the capacitance of the first floating diffusion area; a transfer transistor transferring the photogenerated charges of the first floating diffusion area transmitted by the transmission gate unit to a second floating diffusion area; and a drive transistor converting the photogenerated charges of the second floating diffusion area into a detection voltage. | 03-26-2009 |
B.s. Kwak, Gunpo-Si KR
Patent application number | Description | Published |
---|---|---|
20080309574 | SYSTEM AND METHOD FOR PREVENTING COPYING OF ELECTRONIC COMPONENT DESIGNS - Techniques are provided to prevent undesired and/or unauthorized analysis and access to electronic components designs. A shield can be utilized to prevent invasive and/or non-invasive analysis methods such as the use of x-rays to determine the structural configuration and/or component makeup of an embedded antenna. In addition, a damageable material that can be utilized alone or in conjunction with the shield is also provided. When attempting to access the antenna and/or components included therein, any inappropriate force or exposure to certain elements, such as heat, will cause the material and the antenna and/or the components therein to be damaged or melted beyond a point of useful recognition for the entity. Furthermore, thin films can be utilized to construct one or more portions of the antenna to the same effect. In addition, the antenna and/or components can be configured for actively reconfiguring a resonant frequency of the antenna. | 12-18-2008 |
Byoeng Sug Kwak, Gunpo-Si KR
Patent application number | Description | Published |
---|---|---|
20100259456 | MULTI-LAYER REACTIVELY LOADED ISOLATED MAGNETIC DIPOLE ANTENNAA - A multi-layer reactively loaded isolated magnetic (IMD) dipole with improved bandwidth and efficiency characteristics to be used in wireless communications and other applicable systems. The multi-layer IMD antenna comprises a first element positioned above a ground plane, a second element positioned above a ground plane and coupled to the first portion. Reactive components are integrated into one or both elements to optimize the frequency response of the antenna. The range of frequencies covered to be determined by the shape, size, and number of elements in the physical configuration of the components. Portions of or the entire ground plane can be removed beneath the elements. | 10-14-2010 |
Byung-Ju Kwak, Hwaseong-Si KR
Patent application number | Description | Published |
---|---|---|
20110310093 | DISPLAY APPARATUS AND 3D IMAGE ACQUISITION-EXAMINATION METHOD THEREOF - A display apparatus providing a three-dimensional (3D) image acquisition-examination mode is disclosed. The display apparatus includes a display unit to display a 3D examination test shape for examining a degree of 3D image acquisition, a user interface unit to allow a user to input a degree of the user's acquisition to the 3D examination test shape, and a control unit controlling to display an output according to the degree of the user's acquisition input through the user interface unit. | 12-22-2011 |
Chae Hyun Kwak, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20090114604 | Method and System for Photocatalytically Decomposing Organic Pollutants Using Electromotive Force of Solar Cell - The present invention relates to a method and system for photocatalytically decomposing organic pollutants using the electromotive force of a solar cell. The present invention provides a method and system for decomposing organic pollutants, which can greatly increase the rate of decomposition of organic pollutants at low cost by combining a photocatalytic organic pollutant decomposition device, capable of decomposing organic pollutants using light energy, with a solar cell, capable of applying an external voltage to the photocatalytic organic pollutant decomposition device using light energy. | 05-07-2009 |
20090192032 | Visible light-responsive photocatalyst composition containing tungsten-based oxides and method of producing the same - Disclosed herein is a light-responsive photocatalyst composition, which is a composite oxide semiconductor containing tungsten, and which can efficiently absorb visible light emitted from the sun and light emitted from interior lamps, such as fluorescent lamps, etc., and a method of preparing the light-responsive photocatalyst composition. The visible light-responsive photocatalyst composition can decompose volatile organic compounds or harmful organic matter causing sick house syndrome, even indoors, because it can be activated by visible light outdoors and can respond to light emitted from interior lamps, such as fluorescent lamps, etc. | 07-30-2009 |
Cheol-Sang Kwak, Icheon-Si KR
Patent application number | Description | Published |
---|---|---|
20090166707 | FLASH MEMORY DEVICE AND METHOD FOR MANUFACTURING THE DEVICE - A flash memory device and a method for manufacturing the device includes forming a device isolation layer in a semiconductor substrate defining active regions, forming a control gate layer over the entire upper surface of the semiconductor substrate, forming a gate mask over the control gate layer, the gate mask being used to provide gate lines on the device isolation layer with grooves at positions opposite each other, and forming the grooves by etching the control gate layer using the gate mask as an etching mask, and forming the gate lines on the device isolation layer. A common source line can be more easily defined during a SAS process including photography and etching processes, and a reduced source resistance can be accomplished, resulting in an improvement in characteristics of the flash memory device. | 07-02-2009 |
Dong Hoon Kwak, Gyeongsangbuk-Do KR
Patent application number | Description | Published |
---|---|---|
20110281463 | USB CONNECTOR - A Universal Serial Bus (USB) connector with a connector housing is provided with at least one soldering part and at least one reinforcement part around its circumference. The USB connector includes: a connector housing; one or more soldering parts formed by cutting and unfolding predetermined areas around the circumference of the connector housing; and one or more reinforcement parts, each of which is formed by bending an end of the connector housing. The reinforcement parts being engaged with the soldering parts to support and reinforce the soldering parts, respectively. | 11-17-2011 |
Donghun Kwak, Hwaseong-Si KR
Patent application number | Description | Published |
---|---|---|
20100103740 | Nonvolatile Memory Device, Methods of Programming the Nonvolatile Memory Device and Memory System Including the Same - A nonvolatile memory device is provided. A counter counts an amount of data to be program-inhibited among data to be written to memory cells to provide a first count value. The counter also counts an amount of program-inhibited data among data written to the memory cells to provide a second count value. Control logic controls a program operation by comparing the first count value with the second count value. | 04-29-2010 |
20120300527 | NONVOLATILE MEMORY INCLUDING PLURAL MEMORY CELLS STACKED ON SUBSTRATE - According to example embodiments, a nonvolatile memory device includes a memory cell array including a plurality of memory cells stacked on a substrate, a plurality of word lines connected with the memory cell array, a plurality of pass voltage generators, and a voltage control circuit. The pass voltage generators each include a plurality of current paths and are configured to generate pass driving signals applied to unselected word lines of the plurality of word lines. The voltage control circuit is configured to control rising slopes of the pass driving signals generated from the plurality of pass voltage generators, based on adjusting the number of current paths in each pass voltage generator used to generate each driving signal. | 11-29-2012 |
20120320673 | DATA STORAGE SYSTEM HAVING MULTI-LEVEL MEMORY DEVICE AND OPERATING METHOD THEREOF - A method for a data storage system is disclosed. The method includes providing a memory cell array, and providing N blocks in a first region of the memory cell array, N being an integer greater than 1. Each cell of each block of the N blocks is configured to store no more than N−1 bits of data. The method further includes providing a block in the second region of the memory cell array. Each cell of the block in the second region is configured to store N bits of data. The method additionally includes configuring the data storage system so that when data is programmed to the memory cell array, N pages of the data are initially stored in N respective blocks of the first region of the memory cell array, and then the N pages of the data are stored in the block of the second region. | 12-20-2012 |
20130094294 | NONVOLATILE MEMORY DEVICE, PROGRAMMING METHOD OF NONVOLATILE MEMORY DEVICE AND MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY DEVICE - Disclosed are a program method and a nonvolatile memory device. The method includes receiving program data to be programmed in memory cells; reading the memory cells to judge an erase state and at least one program state; performing a state read operation in which the at least one program state is read using a plurality of state read voltages; and programming the program data in the memory cells using a plurality of verification voltages having different levels according to a result of the state read operation. Also disclosed are methods using a plurality of verification voltages selected based on factors which may affect a threshold voltage shift or other characteristic representing the data of a memory cell after programming. | 04-18-2013 |
20130201750 | VARIABLE RESISTANCE MEMORY DEVICE AND RELATED METHOD OF OPERATION - A variable resistance memory device comprises a variable resistance memory cells and a read/write circuit configured to provide a program voltage to the variable resistance memory cell, and further configured to adjust a compliance current flowing through the variable resistance memory cell in successive loops of a program operation. | 08-08-2013 |
20130208528 | RESISTIVE MEMORY AND RELATED METHOD OF OPERATION - A resistive memory device comprises a memory cell array comprising a plurality of memory cells connected to a plurality of word lines and a plurality of bit lines, a row selector connected to the plurality of word lines, and a column selector connected to the plurality of bit lines. In a program or erase operation, the row selector provides a selected word line with program or erase pulse and a verification pulse in each of multiple program loops, wherein the verification pulse has a substantially fixed level through the program loops and the program or erase pulse has a negative value that decreases incrementally between successive program loops. | 08-15-2013 |
20130215666 | VARIABLE RESISTANCE MEMORY DEVICE AND RELATED METHOD OF OPERATION - A method of operating a variable resistance memory device comprises determining a level of an access voltage based on a number of rows or columns of a cell array, and supplying the access voltage having the determined level to the cell array. | 08-22-2013 |
20130223126 | RESISTIVE MEMORY DEVICE AND MEMORY SYSTEM INCLUDING THE SAME - A resistive memory device includes a memory cell array and control logic. The memory cell array includes multiple memory cells connected to multiple word lines and multiple bit lines. The control logic is configured to provide a bit line voltage to at least one selected bit line of the multiple bit lines and to provide the bit line voltage to unselected word lines of the multiple word lines. | 08-29-2013 |
20130223147 | NONVOLATILE MEMORY DEVICE AND MEMORY MANAGEMENT METHOD THEREOF - Embodiments include a memory managing method of a nonvolatile memory device, which includes detecting whether sub-blocks of memory blocks are programmed, and programming write data at a memory block having a programmed sub-block from among the memory blocks, prior to programming a memory block having no programmed sub-blocks from among the memory blocks, according to the detection result. Embodiments also include programming the write data at a sub-block, closest to a common source line, from among unprogrammed sub-blocks of the memory block. Embodiments also include erasing at least one sub-block that is farthest from the common source line, prior to erasing other sub-blocks from among the programmed sub-blocks in the memory block. Embodiments also include selectively programming or erasing sub-blocks according to read merge times. | 08-29-2013 |
20130229855 | RESISTIVE MEMORY DEVICE HAVING DEFINED OR VARIABLE ERASE UNIT SIZE - Disclosed is a resistive memory device that simultaneously erases memory cells connected to selected word line(s) included in an erase unit. The erase unit includes fewer word lines than are included in a memory block of the resistive memory device. However, erase verification may nonetheless be performed on a block basis. | 09-05-2013 |
20130242675 | NONVOLATILE MEMORY DEVICE AND RELATED METHOD OF PROGRAMMING - A three-dimensional nonvolatile memory device comprises a plurality of cell strings arranged perpendicular to a substrate. The nonvolatile memory device is programmed by identifying a selected word line and a plurality of unselected word lines connected to at least one of the cell stings, and sequentially applying a negative voltage and a pass voltage to the selected and unselected word lines, and then applying a program voltage to the selected word line while continuing to apply the pass voltage to the unselected word lines. | 09-19-2013 |
20130262751 | NONVOLATILE MEMORY DEVICE, MEMORY SYSTEM, AND PROGRAM METHOD THREOF - Disclosed is a method for programming a nonvolatile memory device, the nonvolatile memory device including cell strings formed in a direction perpendicular to a substrate, and which selects memory cells by a string selection line unit. The programming method includes detecting wear leveling information of a selected memory block, determining a selection sequence of string selection lines of the selected memory block according to the wear leveling information, and writing data at the selected memory block according to the determined selection sequence. | 10-03-2013 |
20130286747 | NONVOLATILE MEMORY DEVICE AND RELATED METHOD OF OPERATION - A nonvolatile memory device comprises cell strings formed in a direction substantially perpendicular to a substrate and is configured to select memory cells in units corresponding to a string selection line. The device selects a page to be programmed among pages sharing a common word line, determines a level of a program voltage to be provided to the selected page according to a location of a string selection line corresponding to the selected page, and writes data in the selected page using the determined level of the program voltage. | 10-31-2013 |
20140043901 | NONVOLATILE MEMORY DEVICE AND OPERATING METHOD WITH VARIABLE MEMORY CELL STATE DEFINITIONS - A method operating a nonvolatile memory device includes successively programming a memory cell without physically erasing the memory cell. Each successive programming of the memory cell uses a different erase state region to indicate an erase state for the memory cell. | 02-13-2014 |
20140047163 | NONVOLATILE MEMORY DEVICE AND PROGRAMMING METHOD - A non-volatile memory (NVM) includes a memory cell array of multi-level memory cells (MLC) arranged in physical pages. A programming method for the NVM includes; receiving first data and partitioning the first data according to a single bit page capacity of a physical page to generate partitioned first data, programming the partitioned first data as single-bit data to a plurality of physical pages, and receiving second data and programming the second data as multi-bit data to a selected physical page among the plurality of physical pages, wherein the second data is simultaneously programmed to the MLC of the selected physical page. | 02-13-2014 |
20140068384 | FLASH MEMORY SYSTEM HAVING ABNORMAL WORDLINE DETECTOR AND ABNORMAL WORDLINE DETECTION METHOD - A flash memory controller for a flash memory system includes an ECC circuit that receives first page data and second page data read from the flash memory, and respectively counts a first number of fail bits in the first page data and a second number of fail bits in the second page data, an abnormal wordline detector configured to compare the first number of fail bits and second number of fail bits to derive a fail bit change rate between the first page data and the second page data, and generate an abnormal wordline detection signal in response to the fail bit change rate, and a control unit that controls operation of the flash memory in response to the abnormal wordline detection signal. | 03-06-2014 |
20140160847 | NONVOLATILE MEMORY DEVICE AND MEMORY SYSTEM COMPRISING SAME - A nonvolatile memory device comprises a 3D memory cell array comprising multiple mats corresponding to different bit lines, each of the mats comprising multiple memory blocks, each of the memory blocks comprising multiple cell strings disposed perpendicular to a substrate and multiple string selection lines configured to select or unselect the cell strings, and each of the cell strings comprising at least one ground selection transistor, multiple memory cells, and at least one string selection transistor stacked in a direction perpendicular to the substrate. The nonvolatile memory device further comprises a string selection controller electrically connected to the mats through the string selection lines and configured to provide multiple string selection signals respectively corresponding to the string selection lines. Each of the string selection lines is connected with only one of the mats and the string selection signals are controlled independent from one another to independently select or unselect cell strings of different mats. | 06-12-2014 |
20140164685 | NON-VOLATILE MEMORY DEVICE AND OPERATING METHOD THEREOEF - An operating method is for operating a memory controller which controls a non-volatile memory device. The non-volatile memory device includes a plurality of memory cells arranged in a direction perpendicular to a substrate. The operating method includes erasing the plurality of memory cells, reading memory cells connected with a first word line using a first word line voltage to search string address information corresponding to memory cells being at an off state, and programming memory cells corresponding to the string address information to a particular program state based on the string address information to store mapping information. | 06-12-2014 |
20140204684 | NONVOLATILE MEMORY DEVICES, MEMORY SYSTEMS AND RELATED CONTROL METHODS - A nonvolatile memory device includes a cell array including a plurality of cell strings extending on a substrate in a vertical direction, a page buffer connected to a plurality of bit lines and configured to store sensing data of the cell array in a sensing operation, a voltage generator configured to provide voltages to a plurality of word lines and the plurality of bit lines, and an input/output buffer configured to temporarily store the sensing data received in a data dump from the page buffer and to output the temporarily stored data to an external device. The nonvolatile memory device further includes control logic configured to set a status of the nonvolatile memory device to a ready state after the sensing data is dumped to the input/output buffer and before recovery of the cell array from a bias voltage of the sensing operation is complete. | 07-24-2014 |
20140219020 | MEMORY SYSTEM COMPRISING NONVOLATILE MEMORY DEVICE AND PROGRAM METHOD THEREOF - A memory system includes a nonvolatile memory device, and a memory controller configured to control the nonvolatile memory device such that memory cells connected with a selected row of the nonvolatile memory device are programmed by one of a first program mode and a second program mode. At the first program mode, a plurality of logical pages corresponding in number to a maximum page number is stored at the memory cells, and at the second program mode, one or more logical pages the number of which is less than the maximum page number are stored at the memory cells using a bias condition that is different from that used in the first program mode. | 08-07-2014 |
20140241069 | MEMORY SYSTEM AND MEMORY ACCESS METHOD - Systems and methods of sequentially accessing memory cells in a nonvolatile memory device (NVM) are provided. The NVM has a plurality of strings and a common signal line coupled to the plurality of strings. Each string includes a plurality of memory cells and a selection transistor coupled between the plurality of memory cells and the common signal line. A command that accesses multiple memory cells is received, a voltage is applied to a first selection transistor of a first string to electrically connect the common signal line to the first string, a pulse is applied for a predetermined time period to selection transistors of other strings, and memory cells of the first string are accessed. Advantages such as removal of boosting charges from unselected strings prior to sequentially accessing memory cells from selected strings can improve performance and reliability of NVM-based systems. | 08-28-2014 |
20150036426 | NONVOLATILE MEMORY DEVICE AND METHOD OF PROGRAM VERIFYING THE SAME - A program method of a three-dimensional nonvolatile memory device is provided which includes executing at least one program loop including an operation of programming selected memory cells of a selected string turned on by a selected string selection transistor and an operation of verifying whether programming of the memory cells is passed; and applying a negative counter voltage to a selected word line connected to the selected memory cells of the selected string at least once during an interval of the verify operation where there are turned on string selection transistors of unselected strings connected through the same bit line as that of the selected string. | 02-05-2015 |
20150043283 | NONVOLATILE MEMORY DEVICE, PROGRAMMING METHOD OF NONVOLATILE MEMORY DEVICE AND MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY DEVICE - Disclosed are a program method and a nonvolatile memory device. The method includes receiving program data to be programmed in memory cells; reading the memory cells to judge an erase state and at least one program state; performing a state read operation in which the at least one program state is read using a plurality of state read voltages; and programming the program data in the memory cells using a plurality of verification voltages having different levels according to a result of the state read operation. Also disclosed are methods using a plurality of verification voltages selected based on factors which may affect a threshold voltage shift or other characteristic representing the data of a memory cell after programming. | 02-12-2015 |
20150078098 | NONVOLATILE MEMORY DEVICE AND PROGRAM METHOD THEREOF - According to example embodiments of inventive concepts, a nonvolatile memory device includes at least two strings that are vertically stacked on a substrate and share one bit line. A program method of the nonvolatile memory device includes setting a pre-charge condition on the basis of a disturb environment between the at least two cell strings, pre-charging or not pre-charging an unselected cell string among the at least two cell strings in response to the pre-charge condition and programming memory cells in a selected cell string among the at least two cell strings. | 03-19-2015 |
Dong Yeung Kwak, Daegu-Shi KR
Patent application number | Description | Published |
---|---|---|
20100227462 | PAD STRUCTURE FOR LIQUID CRYSTAL DISPLAY AND METHOD OF MANUFACTURING THEREOF - A liquid crystal display has a pad structure. The pad structure includes at least one pad formed on a substrate, an insulating film formed on the pad, and at least one conductive layer connected to the pad through contact holes defined through the insulating film. The insulating film covers side surfaces of the pad and a portion of the substrate adjacent to the side surfaces of the pad. | 09-09-2010 |
Dong Yeung Kwak, Daegukwangyeok-Shi KR
Patent application number | Description | Published |
---|---|---|
20100041174 | LIQUID CRYSTAL DISPLAY PANEL AND METHOD FOR MANUFACTURING THE SAME - An LCD panel and a method for manufacturing the same is disclosed, in which light leakage is prevented from occurring by forming a dummy pattern in an array peripheral region. The LCD panel includes a first substrate having an array region and an array peripheral region, a gate line on the first substrate, a gate insulating film on the entire surface of the first substrate including the gate line, a data line arranged to cross the gate line for defining a pixel region on the array region, a light leakage prevention film formed between the gate and/or data lines of the array peripheral region for preventing light leakage in the panel, and a TFT and a pixel electrode formed in each pixel region. | 02-18-2010 |
Dong Yeung Kwak, Daeku-Shi KR
Patent application number | Description | Published |
---|---|---|
20110109866 | LIQUID CRYSTAL DISPLAY AND FABRICATION METHOD THEREOF - A liquid crystal display and a method of fabricating the same is capable of strengthening adhesion between a sealant and a lower plate in a panel with a high aperture ratio to which an organic protective film is applied. The organic protective film and a gate insulating film are patterned in such a manner that the sealant comes into contact with a substrate directly. Accordingly, the organic protective film or the gate insulating film at the area coated with the sealant is partially or entirely removed to directly contact the sealant with the gate insulating film or the lower glass, thereby strengthening the adhesion between the sealant and the lower plate. | 05-12-2011 |
Dong-Youp Kwak, Gyoungsangbuk-Do KR
Patent application number | Description | Published |
---|---|---|
20110265112 | REQUEST SIGNAL OF AN IMAGE PROGRAM ACCORDING TO SPECIFIC INPUT SOURCES BASED ON THE RECEIVED LIST TO THE EXTERNAL DISPLAY DEVICES - A display device having a network function according to an exemplary embodiment is configured to include: a network interface unit that performs data communication with external displays through a network; and a controller that transmits access request signals to the external display devices through the network interface unit and receives a list of input sources information that access is permitted based on the access permission or not according to the access request, wherein the controller transmits a request signal of an image program according to specific input sources based on the received list to the external display devices. | 10-27-2011 |
Guen-Chang Kwak, Seo-Gu KR
Patent application number | Description | Published |
---|---|---|
20080249774 | METHOD AND APPARATUS FOR SPEECH SPEAKER RECOGNITION - Disclosed is a method for speech speaker recognition of a speech speaker recognition apparatus, the method including detecting effective speech data from input speech; extracting an acoustic feature from the speech data; generating an acoustic feature transformation matrix from the speech data according to each of Principal Component Analysis (PCA) and Linear Discriminant Analysis (LDA), mixing each of the acoustic feature transformation matrixes to construct a hybrid acoustic feature transformation matrix, and multiplying the matrix representing the acoustic feature with the hybrid acoustic feature transformation matrix to generate a final feature vector; and generating a speaker model from the final feature vector, comparing a pre-stored universal speaker model with the generated speaker model to identify the speaker, and verifying the identified speaker. | 10-09-2008 |
Gwang Hoon Kwak, Busan KR
Patent application number | Description | Published |
---|---|---|
20110156873 | RFID SYSTEM HAVING MULTI-SUBSCRIPTION FUNCTION AND OPERATION METHOD THEREOF - An RFID system having a multi-subscription function, an RFID tag and an operation method thereof are provided. The RFID tag includes an RFID tag antenna, a tag storage unit, a sensor and a tag controller. The RFID tag antenna communicates with the RFID reader or the user terminal. The tag storage unit stores receives and stores user information transmitted from users. The sensor collects information on an object or environment to which the RFID tag is attached under the control of the tag controller. The tag controller classifies and arranges sensor information collected by the sensor for the user information of each user to generate tag information and transmits the generated tag information to the user terminal corresponding to the user information | 06-30-2011 |
Haeng-Chul Kwak, Gunpo KR
Patent application number | Description | Published |
---|---|---|
20110171995 | METHOD OF PROCESSING A CALL IN A MOBILE TERMINAL - A method of controlling a mobile terminal, and which includes controlling, via a Windows processor, a plurality of peripheral devices of the mobile terminal; switching, via the Windows processor, the mobile terminal into a sleep state; granting, via an arbiter control processor, a control authority for controlling predetermined peripheral devices among the plurality of peripheral device to a 3G modem when the mobile terminal is switched into the sleep state; receiving, via a communication unit on the mobile terminal, an incoming call; and managing, via the 3G modem, circuit data and the predetermined peripheral devices for the incoming call. | 07-14-2011 |
Hae-Soo Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110190487 | METHOD FOR CROSSLINKING BETA-CYCLODEXTRIN FOR CHOLESTEROL TRAPPING AND REGENERATION THEREOF - Disclosed herein is the use of crosslinked beta-cyclodextrin as a trap for removing cholesterol. The crosslinked beta-cyclodextrin is prepared by crosslinking beta-cyclodextrin in the presence of a crosslinking agent. Treatment with the crosslinked beta-cyclodextrin results in cholesterol-depleted foods. After application to foods, the crosslinked beta-cyclodextrin which traps cholesterol therein can be readily regenerated with organic solvents. The crosslinked beta-cyclodextrin can be applied to almost all cholesterol-containing foods, such as dairy products, meat products, and egg products, with excellent cholesterol removal rates. | 08-04-2011 |
Han Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110144489 | ADAPTIVE CLUTTER FILTERING METHOD AND ULTRASOUND SYSTEM FOR THE SAME - There is disclosed an embodiment for adaptive clutter filtering. A signal acquisition unit transmits and receives ultrasound signals to and from a target object to output baseband IQ signals. A memory stores an error condition, a filter decision condition and information on at least two of filters for filtering the baseband IQ signals. A user interface receives a filter selection condition for selecting at least two filters among a plurality of filters stored in the memory. A processor extracts at least two of filters from the memory according to the filter selection condition and the error condition, decides a filter among the extracted at least two of filters and filters the baseband IQ signals by using filter coefficients of the decided filter. | 06-16-2011 |
20110313292 | ADAPTIVE CLUTTER FILTERING IN AN ULTRASOUND SYSTEM - Embodiments for adaptively performing clutter filtering upon in an ultrasound system are disclosed. In one embodiment, the ultrasound system includes: an ultrasound data acquisition unit configured to transmit ultrasound signals to a target object and receive ultrasound echoes reflected from the target object to thereby acquire ultrasound data; and a processing unit configured to form a Doppler signal corresponding to each of a plurality of pixels constructing a Doppler mode image based on the ultrasound data, as well as to adjust coefficients of a clutter filter based on characteristics of the Doppler signal for each of the pixels for performing clutter filtering upon the Doppler signal. | 12-22-2011 |
Hin Sam Kwak, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20110117953 | METHOD OF CONTROLLING UPLINK POWER IN WIRELESS COMMUNICATION SYSTEM - A method of controlling uplink power in a wireless communication system includes receiving a power control message including parameters for uplink power control from a base station, and controlling uplink power based on the power control message, wherein the uplink power is determined according to a target SINR (Signal to Interference plus Noise Ratio), the target SINR is determined by a minimum rate SINR required at the base station and a control factor for noise and interference. Transmission power of signal can be more accurately controlled and an influence of an inter-cell interference or a path loss can be reduced to thus improve quality of service of the wireless communication system. | 05-19-2011 |
Ho Seong Kwak, Cheonan-Si KR
Patent application number | Description | Published |
---|---|---|
20090319082 | ROBOT AND METHOD OF CONTROLLING WALKING THEREOF - A method of controlling walking a biped robot to generate a walking pattern maximally similar to that of a human includes generating a walking pattern, calculating a walking pattern similarity corresponding to the walking pattern, and comparing the walking pattern similarity with a predetermined reference pattern similarity, and changing the walking pattern based on a result of the comparison. When the robot walks, a knee is maximally stretched and a horizontal movement of a waist is minimized such that the walking pattern of the robot is maximally similar to that of a human, thus enhancing an affinity for a human being and increasing energy efficiency. | 12-24-2009 |
Hyo-Chul Kwak, Suwon-Si, KR
Patent application number | Description | Published |
---|---|---|
20110151802 | APPARATUS AND METHOD FOR ESTIMATING CHANNEL IN MOBILE COMMUNICATION SYSTEM - An apparatus and a method for estimating a channel in a mobile communication system are provided. The apparatus includes a channel estimation unit for determining a channel estimation value using a channel power for each of a plurality of fingers, and a noise estimation unit for selecting a scheme for estimating a thermal noise power according to a channel environment among schemes for determining a plurality of thermal noise powers, and for estimating a noise using the channel estimation value in the selected scheme. | 06-23-2011 |
Hyosang Kwak, Chungcheongnam-Do KR
Patent application number | Description | Published |
---|---|---|
20110146332 | Accumulator of air conditioner - The present invention provides an accumulator of an air conditioner, in which a coolant outlet pipe is a dual pipe with an internal pipe and an external pipe, a return cap is combined to the lower end of the dual pipe, and a gas coolant flows from the upper portion inside a tank through a gas coolant inlet between the internal pipe and the external pipe, turns into the internal pipe at the return cap, and then continues flowing through the gas coolant outlet to an outer pipe. Therefore, the accumulator can be manufactured from a small tank, so that it can be easily mounted in a small space with high liquid-vapor separating performance and pressure resistance. | 06-23-2011 |
Il-Jo Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110226509 | ELECTRICAL TRANSMISSION LINE - An electrical transmission line for transmitting electricity is made of a composite material in which aluminum and a plurality of carbon nanotubes are combined, and a weight ratio of the carbon nanotubes to the aluminum is 0.5 to 3 wt %. The carbon nanotubes are oriented at an angle within 30° along a length direction of the electrical transmission line. | 09-22-2011 |
20110303435 | ALUMINUM ALLOY CONDUCTOR CABLE AND METHOD FOR MANUFACTURING THE SAME - Optimum compositional elements and contents (wt %) of an aluminum alloy conductor cable are newly established to enhance rigidity against vibration and electrical conductivity of the aluminum alloy conductor cable. Further, a process for the aluminum alloy conductor cable is presented to provide an aluminum alloy conductor cable having satisfactory tensile strength (mechanical strength) and electrical conductivity. | 12-15-2011 |
Jae Hoon Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110290617 | CHECK DEPOSIT APPARATUS - The check deposit apparatus of the present invention comprises an insertion part that is used to insert a check from outside for deposit, a feed part furnished with a feed roller that feeds the placed check along a feed path, an alignment part furnished with an alignment roller that feeds the check fed from the feed part to one side of the feed path and also aligns it, a check reading part that reads information of the check that has been aligned by the alignment part, first and second sensor groups that judge whether the check inserted into the insertion part has a specification that enables it to be fed and processed toward the alignment part normally, a third sensor group that judges whether the check aligned in the alignment part has a specification that enables it to be read and processed normally in the check reading part, and a control part that judges whether to deposit or return the check in question based on the information sensed by the first and second group or third sensor group. According to the invention, a check that has been erroneously placed or does not meet specifications may be readily returned to the user. | 12-01-2011 |
Jai Hyun Kwak, Gwangyang KR
Patent application number | Description | Published |
---|---|---|
20090297387 | LOW SPECIFIC GRAVITY AND HIGH STRENGTH STEEL SHEETS WITH EXCELLENT RIDGING RESISTIBILITY AND MANUFACTURING METHODS THEREOF - A low specific gravity and high strength steel sheet includes C of 0.2% to 0.8%, Mn of 2% to 10%, P of 0.02% or less, S of 0.015% or less, Al of 3% to 15%, and N of 0.01% or less. A ratio of Mn/Al is 0.4 to 1.0. Retained austenite in a structure is included in the range of 1% or more. The steel sheet further includes one or two or more elements selected from the group consisting of Si of 0.1% to 2.0%, Cr of 0.1% to 0.3%, Mo of 0.05% to 0.5%, Ni of 0.1% to 2.0%, Cu of 0.1% to 1.0%, B of 0.0005% to 0.003%, Ti of 0.01% to 0.2%, Zr of 0.005% to 0.2%, Nb of 0.005% to 0.2%, W of 0.1% to 1.0%, Sb of 0.005% to 0.2%, and Ca of 0.001% to 0.2%. | 12-03-2009 |
20110030857 | HIGH STRENGTH THIN STEEL SHEET FOR THE SUPERIOR PRESS FORMABILITY AND SURFACE QUALITY AND GALVANIZED STEEL SHEET AND METHOD FOR MANUFACTURING THE SAME - A high strength thin steel sheet that is mainly used for structural members and inner and outer panels for a vehicle, a galvanized steel sheet, and methods of manufacturing the same. The high strength thin steel sheet for superior press formability includes, by weight percent, 0.06 to 0.4% C, 1.0 to 5.0% Mn, 0.05 to 2.5% Si, 0.01 to 2.0% Ni, 0.02 to 2% Cu, 0.01 to 0.04% Ti, 0.05 to 2.5% Al, 0.005 to 0.1% Sb, 0.0005 to 0.004% B, 0.007% or less N, and balance Fe and inevitable impurities, and meeting relation of Ni+0.5×Mn+0.3×Cu>0.9, which is defined as Ni*, and Al/Ni*<1.3 at a same time, and relation of Ti≧0.028×Al. This thin steel sheet is galvanized or galvannealed. | 02-10-2011 |
20110064968 | High-Strength Steel Sheet with Excellent Ductility and Crackless Edge Portion, Hot-Dip Galvanized Steel Sheet, and Manufacturing Method Thereof - There are provided steel sheets which have a tensile strength of 780-980 MPa and an elongation of 28% or higher and are free of edge cracks. The high-strength steel sheet includes, by wt %, 0.1-0.25% C, 1.0-1.9% Si, 1.5-2.5% Mn, 0.5-1.6% Al, 0.005-0.03% Ti, 5-30 ppm B, 0.01-0.03% Sb and a balance of Fe and inevitable impurities, and satisfying 1.75%≦Si+Al≦3.25%. | 03-17-2011 |
20110083774 | High Strength Steel Sheet and Hot Dip Galvanized Steel Sheet Having High Ductility and Excellent Delayed Fracture Resistance and Method for Manufacturing the Same - A cold rolled steel sheet and a hot dip galvanized steel sheet, which have high strength and elongation, such as a tensile strength of 980 MPa or more and an elongation of 28% or more, and excellent delayed fracture resistance, and manufacturing methods thereof. The cold rolled steel sheet has a composition including 0.05 to 0.3 weight percent C, 0.3 to 1.6 weight percent. Si, 4.0 to 7.0 weight percent Mn, 0.5 to 2.0 weight percent Al, 0.01 to 0.1 weight percent Cr, 0.02 to 0.1 weight percent Ni and 0.005 to 0.03 weight percent Ti, 5 to 30 ppm B, 0.01 to 0.03 weight percent Sb, 0.008 weight percent or less S, balance Fe and impurities. The hot dip galvanized steel sheet has a hot dip galvanized layer or a hot dip galvannealed layer on the cold rolled steel sheet. | 04-14-2011 |
Jai-Hyun Kwak, Gwangyang-Si KR
Patent application number | Description | Published |
---|---|---|
20110168301 | ULTRAHIGH STRENGTH HOT DIP GALVANIZED STEEL SHEET HAVING MARTENSITIC STRUCTURE AS MATRIX, AND MANUFACTURING METHOD THEREOF - The present invention relates to a hot dip galvanized steel sheet and a manufacturing method thereof. The hot dip galvanize steel sheet includes a steel sheet including a martensitic structure as a matrix, and a hot dip galvanized layer formed on the steel sheet. The steel sheet includes C of 0.05 wt % to 0.30 wt %, Mn of 0.5 wt % to 3.5 wt %, Si of 0.1 wt % to 0.8 wt %, Al of 0.01 wt % to 1.5 wt %, Cr of 0.01 wt % to 1.5 wt %, Mo of 0.01 wt % to 1.5 wt %, Ti of 0.001 wt % to 0.10 wt %, N of 5 ppm to 120 ppm, B of 3 ppm to 80 ppm, an impurity, and the remainder of Fe. | 07-14-2011 |
20130295409 | Austenitic, Lightweight, High-Strength Steel Sheet Having High Yield Ratio and Ductility, and Method for Producing the Same - Provided is an austenitic, lightweight, high-strength steel sheet having a high yield ratio and ductility and a method for producing the same, and more particularly, to a high-strength steel sheet for automotive interior panels, exterior panels, and structural parts, and a method for producing the steel sheet. The steel sheet may be a hot-rolled steel sheet, a cold-rolled steel sheet, or a plated steel sheet. The steel sheet includes, by weight %, C: 0.6% to 1.0%, Si: 0.1% to 2.5%, Mn: 10% to 15%, P: 0.02% or less, S: 0.015% or less, Al: 5% to 8%, Ti: 0.01% to 0.20%, N: 0.02% or less, and the balance of Fe and inevitable impurities, wherein the steel sheet has a specific gravity of 7.4 g/cm | 11-07-2013 |
Jeongmin Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110294549 | MOBILE TERMINAL AND METHOD OF CONTROLLING THE SAME - A mobile terminal is provided. The mobile terminal includes a display and a controller, where the controller is configured to divide at least a part of the display into a first area for displaying at least one other party information item and a second area for displaying communication log information corresponding to the at least one other party information item, display at least one communication content corresponding to one of the at least one other party information item when a signal for selecting the one of the least one other party information item is received, and display at least one communication content belonging to one of at least one communication category of the communication log information when a signal for selecting the communication log information is received. | 12-01-2011 |
Jin-Sam Kwak, Anyang-Si Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20110149884 | METHOD FOR PARTITIONING CELL IDENTITIES ACCORDING TO CELL TYPE IN WIRELESS COMMUNICATION SYSTEM AND AN APPARATUS THEREFOR - A method of transmitting a cell type information, which is transmitted by a base station in a wireless communication system, is disclosed. The present invention includes broadcasting a boundary point information (Z) between a cell identity of a public ABS (advanced base station) and a cell identity of a private ABS via an S-SFH SP3 (secondary-super frame header subpacket3). In this case, the boundary point information (Z) includes a range information of cell identity partitions partitioned by granularity of 10 sequences per segment and a total number of the cell identity partitions is 16. | 06-23-2011 |
20120190394 | CONTROL INFORMATION TRANSMISSION AND RECEIVING METHOD FOR GROUP COMMUNICATION IN WIRELESS COMMUNICATION SYSTEM - The present invention relates to a method for transmitting and receiving control information for group communications in a wireless communication system. According to one aspect of the present invention, a control information transmission method for group communication in a wireless communication system comprises the steps of, a base station: receiving a group communication request from one or more terminals; determining a plurality of terminals which will perform the group communication; allocating resources which are to be used for performing the group communication; and transmitting information on the plurality of terminals and resource allocation information on the resources which are to be used, to the one or more terminals among the plurality of terminals. | 07-26-2012 |
20120195282 | METHOD AND BASE STATION FOR TRANSMITTING SA-PREAMBLE AND METHOD AND USER EQUIPMENT FOR RECEIVING SA-PREAMBLE - An SA-Preamble corresponding to an irregular system bandwidth different from a regular system bandwidth is configured to be as long as or larger than the irregular system bandwidth and transmitted. Thus, the performance of transmitting and receiving the SA-Preamble is increased. | 08-02-2012 |
20120294221 | MBS DATA TRANSMISSION METHOD, BASE STATION, MBS DATA RECEIVING METHOD, AND USER EQUIPMENT - The present invention relates to a method and apparatus for signaling, to user equipment, the number and position of frequency resources allocated to each of the plurality of E-MBS zones, using a zone allocation bitmap including bits corresponding to the number of resources allocated for one or more E-MBS zones. The method and apparatus of the present invention are advantageous in that signaling overheads required for specifying the number and position of frequency resources allocated to each of E-MBS zones can be reduced. | 11-22-2012 |
20130039341 | DEVICE FOR CONTROLLING UPLINK TRANSMISSION POWER AND A METHOD FOR THE SAME - Disclosed are a device for controlling uplink transmission power and a method for the same. In a terminal device for controlling uplink transmission power according to the present invention, a receiving antenna receives a first message containing a power correction value from a base station. A processor determines the transmission power value which will be used in transmitting a second message, based on the power correction value. A sending antenna transmits the second message to the base station, using the determined transmission power value, and, at this time, the power correction value is a value for correcting the transmission-power value is a value for correcting the transmission-power value which was used during initial ranging by the terminal or handover ranging of the terminal. | 02-14-2013 |
Jin San Kwak, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20090011761 | METHOD OF PERFORMING CELL SEARCH IN WIRELESS COMMUNICATION SYSTEM - A method of performing cell search includes receiving a primary synchronization signal (PSS) comprising a primary synchronization code (PSC), and receiving a secondary synchronization signal (SSS) comprising a first secondary synchronization code (SSC) and a second SSC. The first SSC and the second SSC are respectively scrambled by using a first scrambling code and a second scrambling code, and the first scrambling code and the second scrambling code are associated with the PSC. Detection performance on synchronization signals can be improved, and cell search can be performed more reliably. | 01-08-2009 |
20090011762 | METHOD OF PERFORMING CELL SEARCH IN WIRELESS COMMUNICATION SYSTEM - A method of performing cell search includes receiving a primary synchronization signal (PSS) comprising a primary synchronization code (PSC) and receiving a secondary synchronization signal (SSS) comprising a first secondary synchronization code (SSC) and a second SSC, wherein the SSS includes a first SSS and a second SSS, the first SSC and the second SSC are arranged in that order in the first SSS, and the second SSC and the first SSC are arranged in that order in the second SSS. Detection performance on synchronization signals can be improved, and cell search can be performed more reliably. | 01-08-2009 |
Jin Sung Kwak, Kyunggi KR
Patent application number | Description | Published |
---|---|---|
20110249438 | LIGHT SOURCE MODULE AND LIGHTING DEVICE INCLUDING THE SAME - A light source module and lighting apparatus including the same capable of simply and variously realizing the light distribution angle and light distribution direction of a light source, which are suitable for a given lighting place and environment, without changing the structure of the light fixture of the lighting apparatus. | 10-13-2011 |
Jong-Taek Kwak, Yongin-Si, KR
Jonguk Kwak, Gumi-Si KR
Patent application number | Description | Published |
---|---|---|
20090315821 | Liquid crystal display - Provided is a liquid crystal display for adjusting the luminance of a backlight of a liquid crystal display panel in accordance with the illuminance of external light. The liquid crystal display comprises: an external light sensing circuit including a photosensor, a capacitor and a write switch; and a PWM duty controller controlling the duty: ratio of a pulse width modulation signal used for controlling the brightness of the back light, wherein a control signal applied to the gate electrode of the photosensor is generated at a first logic level during a sensing permitting period, and is generated at a second logic level during a sensing blocking period. | 12-24-2009 |
Joon Seop Kwak, Suncheon KR
Patent application number | Description | Published |
---|---|---|
20090159920 | Nitride semiconductor light emitting device and manufacturing method of the same - There is provided a nitride semiconductor light emitting device including: a light emitting structure including n-type and p-type nitride semiconductor layers and an active layer disposed therebetween; n- and p-electrodes electrically connected to the n-type and p-type nitride semiconductor layers, respectively; and an n-type ohmic contact layer disposed between the n-type nitride semiconductor layer and the n-electrode and including a first layer and a second layer, the first layer formed of an In-containing material, and the second layer disposed on the first layer and formed of a transparent conductive oxide. The nitride semiconductor light emitting device including the n-electrode exhibits high light transmittance and superior electrical characteristics. Further, the nitride semiconductor light emitting device can be manufactured by an optimal method to ensure superb optical and electrical characteristics. | 06-25-2009 |
20090159922 | NITRIDE SEMICONDUCTOR LIGHT EMITTING DEVICE AND METHOD OF MANUFACTURING THE SAME - There is provided a nitride semiconductor light emitting device including: a light emitting structure having n-type and p-type nitride semiconductor layers and an active layer formed therebetween; n-type and p-type electrodes electrically connected to the n-type and p-type nitride semiconductors, respectively; and an n-type ohmic contact layer formed between the n-type nitride semiconductor layer and the n-type electrode and having a first layer formed of a material containing In and a second layer formed on the first layer and formed of a material containing W. | 06-25-2009 |
Joon Seop Kwak, Jeonnam KR
Patent application number | Description | Published |
---|---|---|
20110168972 | LED WITH UNIFORM CURRENT SPREADING AND METHOD OF FABRICATION - A lateral light emitting diode comprises a layer stack disposed on one side of a substrate, the layer stack including a p-type layer, n-type layer, and a p/n junction formed therebetween. The LED may further include a p-electrode disposed on a first side of the substrate and being in contact with the p-type layer on an exposed surface and an n-electrode disposed on the first side of the substrate and being in contact with an exposed surface of an n | 07-14-2011 |
Joon-Seop Kwak, Suwon-City KR
Patent application number | Description | Published |
---|---|---|
20090325334 | GaN BASED GROUP III-V NITRIDE SEMICONDUCTOR LIGHT-EMITTING DIODE AND METHOD FOR FABRICATING THE SAME - A GaN based III-V nitride semiconductor light-emitting device and a method for fabricating the same are provided. In the GaN based III-V nitride semiconductor light-emitting device including first and second electrodes arranged facing opposite directions or the same direction with a high-resistant substrate therebetween and material layers for light emission or lasing, the second electrode directly contacts a region of the outmost material layer exposed through an etched region of the high-resistant substrate. A thermal conductive layer may be formed on the bottom of the high-resistant substrate to cover the exposed region of the outmost material layer. | 12-31-2009 |
20130087764 | GAN BASED GROUP III-V NITRIDE SEMICONDUCTOR LIGHT-EMITTING DIODE AND METHOD FOR FABRICATING THE SAME - A GaN based III-V nitride semiconductor light-emitting device and a method for fabricating the same are provided. In the GaN based III-V nitride semiconductor light-emitting device including first and second electrodes arranged facing opposite directions or the same direction with a high-resistant substrate therebetween and material layers for light emission or lasing, the second electrode directly contacts a region of the outmost material layer exposed through an etched region of the high-resistant substrate. A thermal conductive layer may be formed on the bottom of the high-resistant substrate to cover the exposed region of the outmost material layer. | 04-11-2013 |
Joon-Seop Kwak, Kyungki-Do KR
Patent application number | Description | Published |
---|---|---|
20110272706 | LIGHT EMITTING DIODE AND METHOD FOR FABRICATING THE SAME - A light emitting diode and a method for fabricating the same are provided. The light emitting diode includes: a transparent substrate; a semiconductor material layer formed on the top surface of a substrate with an active layer generating light; and a fluorescent layer formed on the back surface of the substrate with controlled varied thicknesses. The ratio of light whose wavelength is shifted while propagating through the fluorescent layer and the original light generated in the active layer can be controlled by adjusting the thickness of the fluorescent layer, to emit desirable homogeneous white light from the light emitting diode. | 11-10-2011 |
20120223326 | LIGHT EMITTING DIODE AND METHOD FOR FABRICATING THE SAME - A light emitting diode and a method for fabricating the same are provided. The light emitting diode includes: a transparent substrate; a semiconductor material layer formed on the top surface of a substrate with an active layer generating light; and a fluorescent layer formed on the back surface of the substrate with controlled varied thicknesses. The ratio of light whose wavelength is shifted while propagating through the fluorescent layer and the original light generated in the active layer can be controlled by adjusting the thickness of the fluorescent layer, to emit desirable homogeneous white light from the light emitting diode. | 09-06-2012 |
Joon-Seop Kwak, Hwaseong-Si KR
Patent application number | Description | Published |
---|---|---|
20110198652 | LOW RESISTANCE ELECTRODE AND COMPOUND SEMICONDUCTOR LIGHT EMITTING DEVICE INCLUDING THE SAME - A low resistance electrode and a compound semiconductor light emitting device including the same are provided. The low resistance electrode deposited on a p-type semiconductor layer of a compound semiconductor light emitting device including an n-type semiconductor layer, an active layer, and the p-type semiconductor layer, including: a reflective electrode which is disposed on the p-type semiconductor layer and reflects light being emitted from the active layer; and an agglomeration preventing electrode which is disposed on the reflective electrode layer in order to prevent an agglomeration of the reflective electrode layer during an annealing process. | 08-18-2011 |
Joonwon Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110246877 | MOBILE TERMINAL AND IMAGE DISPLAY CONTROLLING METHOD THEREOF - A mobile terminal and a method of controlling an image display thereof are disclosed. A display module for a mobile terminal as disclosed herein may include a display for displaying an image that includes one or more objects, a user input interface to receive an input to change the image between a 2D display and a 3D display, and a controller configured to change the displayed image between the 2D display and the 3D display based on the received input. The controller may control the display to sequentially display one or more intermediate images in order to gradually change an extent in which at least one of the one or more objects is perceived to protrude or recede into the display during the change in the displayed image. | 10-06-2011 |
Jun Sub Kwak, Yongin KR
Patent application number | Description | Published |
---|---|---|
20080286894 | GALLIUM NITRIDE BASED SEMICONDUCTOR LIGHT EMITTING DIODE AND PROCESS FOR PREPARING THE SAME - A process for preparing a gallium nitride based semiconductor light emitting diode includes the step of: providing a substrate for growing a gallium nitride based semiconductor material; forming a lower clad layer on the substrate using a first conductive gallium nitride based semiconductor material; forming an active layer on the lower conductive clad layer using an undoped gallium nitride based semiconductor material; forming an upper clad layer on the active layer using a second conductive gallium nitride based semiconductor material; removing at least a portion of the upper clad layer and active layer at a predetermined region so as to expose the corresponding portion of the lower clad layer; and forming, on the upper surface of the upper clad layer, an ohmic contact forming layer made of In | 11-20-2008 |
20110248240 | GALLIUM NITRIDE BASED SEMICONDUCTOR LIGHT EMITTING DIODE - The present invention provides a gallium nitride based semiconductor light emitting diode having high transparency, and at the same time, capable of improving contact resistance between a p-type GaN layer and electrode. These objects can be accomplished by forming, on an upper part of a upper clad layer made of p-GaN, an ohmic contact forming layer using MIO, ZIO and CIO (In | 10-13-2011 |
Jun-Suk Kwak, Gwangju-Si KR
Patent application number | Description | Published |
---|---|---|
20100092203 | CHARGING DEVICE FOR USING SCOROTRON CHARGING MECHANISM AND IMAGE FORMING DEVICE COMPRISING THE CHARGING DEVICE - A charging device is provided. The charging device includes a shield, a discharging part disposed inside the shield, a grid formed at an open end of the shield. The charging device further includes a power supply unit supplying charging power while maintaining the voltage difference between the discharging part and the grid at a predetermined level. | 04-15-2010 |
20110142481 | IMAGE FORMING APPARATUS - An image forming apparatus includes a corona charge device to charge a photoconductor. The corona charge device includes first and second shielding members arranged to shield most of a space between a surface of the photoconductor and the corona charge device, and a guide member to guide outside air stream to an outside air inlet. The image forming apparatus prevents damage and contamination of the photoconductor due to byproducts of corona discharge. | 06-16-2011 |
20110255886 | Image forming apparatus and control method thereof - A control method of an image forming apparatus which includes a developer supply unit supplying a toner and a developing unit accommodating therein a two-component developer having the toner supplied by the developer supply unit and a carrier mixed, the control method including: performing a print operation according to a print command; calculating an average toner consumption volume of the image at a preset first interval; determining a value of a first parameter according to the calculated average toner consumption volume by using a table storing therein in advance the value of the first parameter for a timing of starting mixing of the developer corresponding to the average toner consumption volume; determining whether to start the mixing by using the determined value of the first parameter; and suspending the print operation according to the determination result and mixing the two-component developer accommodated in the developing unit. | 10-20-2011 |
20140125341 | GRADIENT COIL MOUNTING UNIT AND MAGNETIC RESONANCE IMAGING APPARATUS HAVING THE SAME - A gradient coil mounting unit for mounting a gradient coil module in a chamber of a magnetic resonance imaging (MRI) apparatus includes: vibration-proof pads provided on first and second edges of an inner surface of the chamber; and fixing taps provided on first and second edges of an outer surface of the gradient coil module. At least one vibration-proof pad has a shape that is complementary to a shape of a corresponding fixing tap. | 05-08-2014 |
20150048832 | MAGNETIC RESONANCE IMAGING APPARATUS AND MANUFACTURING METHOD THEREOF - The MRI apparatus includes a main magnet forming a static magnetic field in a bore, and a gradient coil assembly which forms a magnetic field gradient in the static magnetic field and includes a plurality of shim trays arranged therein at a predefined interval and at least one first shim token provided between the shim trays. | 02-19-2015 |
Keumcheol Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110226071 | CARTRIDGE - A cartridge is provided. The cartridge amplifies a quantity of a generating signal and increases storability thereof by widening a surface area that fixes a detection material for detecting an index material. | 09-22-2011 |
20120329144 | SAMPLE ANALYSIS CARTRIDGE AND SAMPLE ANALYSIS CARTRIDGE READER - A sample analysis cartridge and a sample cartridge reader are provided. In measuring a particular component included in a sample flowing in a microfluidic channel, a numerical value of hematocrit is reflected to thus improve the accuracy of measurement of the particular component. | 12-27-2012 |
Kook Whee Kwak, Ichon KR
Patent application number | Description | Published |
---|---|---|
20090020846 | DIODE FOR ADJUSTING PIN RESISTANCE OF A SEMICONDUCTOR DEVICE - A diode comprises a P-type well formed in a semiconductor substrate, at least one N-type impurity doping area formed in the P-type well, an isolation area formed to surround the N-type impurity doping area, a P-type impurity doping area formed to surround the isolation area, first contacts formed in the N-type impurity doping area in a single row or a plurality of rows, and second contacts formed in the P-type impurity doping area in a single row or a plurality of rows, wherein pin resistance can be adjusted through changing any one of a distance between the N-type impurity doping area and the P-type impurity doping area, a contact pitch between the first contacts, and a contact pitch between the second contacts. | 01-22-2009 |
20120119320 | DIODE FOR ADJUSTING PIN RESISTANCE OF A SEMICONDUCTOR DEVICE - A diode comprises a P-type well formed in a semiconductor substrate, at least one N-type impurity doping area formed in the P-type well, an isolation area formed to surround the N-type impurity doping area, a P-type impurity doping area formed to surround the isolation area, first contacts formed in the N-type impurity doping area in a single row or a plurality of rows, and second contacts formed in the P-type impurity doping area in a single row or a plurality of rows, wherein pin resistance can be adjusted through changing any one of a distance between the N-type impurity doping area and the P-type impurity doping area, a contact pitch between the first contacts, and a contact pitch between the second contacts. | 05-17-2012 |
20120292737 | DIODE FOR ADJUSTING PIN RESISTANCE OF A SEMICONDUCTOR DEVICE - A diode comprises a P-type well formed in a semiconductor substrate, at least one N-type impurity doping area formed in the P-type well, an isolation area formed to surround the N-type impurity doping area, a P-type impurity doping area formed to surround the isolation area, first contacts formed in the N-type impurity doping area in a single row or a plurality of rows, and second contacts formed in the P-type impurity doping area in a single row or a plurality of rows, wherein pin resistance can be adjusted through changing any one of a distance between the N-type impurity doping area and the P-type impurity doping area, a contact pitch between the first contacts, and a contact pitch between the second contacts. | 11-22-2012 |
Kook Whee Kwak, Kyoungki-Do KR
Patent application number | Description | Published |
---|---|---|
20100046131 | ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT AND ELECTROSTATIC DISCHARGE PROTECTION METHOD OF A SEMICONDUCTOR MEMORY DEVICE - An electrostatic discharge (ESD) protection circuit protects a gate oxide of elements in an internal circuit against ESD. During an ESD test, if the sum of driving voltages of ESD protectors connected between a power pad and a ground pad is higher than the gate oxide breakdown voltage of elements in the internal circuit, the structure of the ESD protector is changed or another ESD protector is additionally provided so as to protect the gate oxide of the elements in the internal circuit against ESD. | 02-25-2010 |
20100219476 | ELECTROSTATIC PROTECTION DEVICE FOR SEMICONDUCTOR CIRCUIT - The electrostatic protection device includes a semiconductor substrate having a well formed therein. At least two sets of transistor fingers, for example the NMOS type, are spaced apart from each other. Each set of the MOS fingers includes multiple gates arranged in parallel to each other in one direction, and sources and drains alternately arranged at both sides of the gates in the semiconductor substrate. A well pickup surrounding every set of the transistor fingers and extending between any two set of the fingers is formed. Metal wires are connected to at least two portions of each of the drains and are also connected to an input/output pad to which Electrostatic Discharge (ESD) excessive current is introduced. | 09-02-2010 |
Kun-Ho Kwak, Hwaseong-Si KR
Patent application number | Description | Published |
---|---|---|
20110198706 | SEMICONDUCTOR CELL STRUCTURE, SEMICONDUCTOR DEVICE INCLUDING SEMICONDUCTOR CELL STRUCTURE, AND SEMICONDUCTOR MODULE INCLUDING SEMICONDUCTOR DEVICE - The semiconductor cell structure includes unit cells that do not protrude from one another along columns and rows. The unit cells include active regions and gate patterns. The semiconductor cell structure also includes dummy patterns and conductive patterns. The gate patterns intersect the active regions. The dummy patterns electrically connect the unit cells. Dummy patterns are disposed at least between gate patterns in the selected unit cell. The conductive patterns are electrically connected to the dummy patterns. The semiconductor cell structure is disposed in a semiconductor device and a semiconductor module. | 08-18-2011 |
Kwon-Chon Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110191617 | APPARATUS FOR CHARGER CIRCUIT IN PORTABLE TERMINAL AND OPERATION METHOD THEREOF - An apparatus for a charger circuit in a portable terminal and an operation method thereof are provided. The apparatus includes a charger Integrated Circuit (IC) for, upon detecting an insertion of a charging cable, determining whether a charging error occurs by collecting charging-related information, and for outputting a signal for indicating the occurrence of the charging error, and a Central Processing Unit (CPU) for performing an error control operation upon receiving the signal for indicating the occurrence of the charging error from the charger IC. | 08-04-2011 |
Kyoung-Hyoun Kwak, Gangseo-Gu KR
Patent application number | Description | Published |
---|---|---|
20100165148 | APPARATUS FOR IMPROVING IMAGE QUALITY AND METHOD THEREOF - An apparatus for improving an image quality and method thereof includes a digital camera outputting either a first image signal non-processed or a second image signal processed by a first control signal by converting image information to digital information, an image streaming device storing either the first image signal or the second image signal outputted from the digital camera, the image streaming device outputting the first control signal by processing the second control signal, and a data processor comparing a target value to either the first or second image signal stored in the image streaming device, the data processor outputting the second control signal having an error value according to a result of the comparison. | 07-01-2010 |
Min-Keun Kwak, Cheonan-Si KR
Patent application number | Description | Published |
---|---|---|
20090050885 | Semiconductor wafers and methods of fabricating semiconductor devices - A semiconductor wafer includes a plurality of unitary semiconductor chips formed on a semiconductor substrate. Scribe lane region separate the unitary semiconductor chips from each other. Test element group (TEG) pads are configured to apply testing signals for testing respective test elements. A TEG pad is arranged such that an acute angle formed at an intersection of a line extending from portion of a perimeter of the TEG pad and at least a portion of the outer edge of a corresponding scribe lane region is greater than 0° and less than or equal to 60°. | 02-26-2009 |
20140252640 | SEMICONDUCTOR PACKAGE HAVING A MULTI-CHANNEL AND A RELATED ELECTRONIC SYSTEM - A substrate including internal interconnections, first and second finger electrodes, and having first to fourth quadrants. External terminals are formed on the substrate and connected to the first and second finger electrodes via the internal interconnections. A first tower including first semiconductor chips is formed on the substrate. First conductive wires are formed between the first semiconductor chips and the first finger electrodes. A second tower including second semiconductor chips is formed on the substrate. Second conductive wires are formed between the second semiconductor chips and the second finger electrodes. The external terminals include a first group connected to the first finger electrodes and configuring a channel, and a second group connected to the second finger electrodes, and configuring another channel. The first finger electrodes are formed on the third quadrant, and the second finger electrodes are formed on the first quadrant. | 09-11-2014 |
Min-Keun Kwak, Chungcheongnam-Do KR
Patent application number | Description | Published |
---|---|---|
20080291652 | SEMICONDUCTOR PACKAGE AND METHOD OF FORMING THE SAME, PRINTED CIRCUIT BOARD, AND ELECTRONIC DEVICE - Provided are a semiconductor package and a method for forming the same, and a PCB (printed circuit board). The semiconductor package comprises: a PCB including a slit at a substantially central portion thereof, the PCB including an upper surface and a lower surface; a semiconductor chip mounted on the upper surface of the PCB; an upper molding layer disposed on the upper surface and covering the semiconductor chip; and a lower molding layer filling the slit and covering a portion of the lower surface of the PCB, wherein the PCB comprises a connecting recess at a side surface thereof, and the upper molding layer and the lower molding layer are in contact with each other at the connecting recess. | 11-27-2008 |
20090176124 | Bonding pad structure and semiconductor device including the bonding pad structure - A bonding pad structure for a semiconductor device includes a first lower metal layer beneath a second upper metal layer in a bonding region of the device. The lower metal layer is formed such that the metal of the lower metal layer is absent from the bonding region. As a result, if damage occurs to the structure during procedures such as probing or bonding at the bonding region, the lower metal is not exposed to the environment. Oxidation of the lower metal layer by exposure to the environment is prevented, thus improving reliability of the device. | 07-09-2009 |
Min-Kon Kwak, Seongnam-City KR
Patent application number | Description | Published |
---|---|---|
20090034464 | RESOURCE MANAGEMENT METHOD IN WIRELESS COMMUNICATION SYSTEM - Provided is a resource management method in a communication system, and more particularly, a resource management method based on priority in a wireless communication system. The resource management method in a wireless management network includes: setting a priority factor value with regard to a link flow for which link establishment is requested; and if a capacity required by the flow for which link establishment is requested exceeds a remaining capacity of a base station, increasing the remaining capacity of the base station by sequentially reducing a minimum reserved rate (MRR) value of flows that receive a service at a lower priority than the flow for which link establishment is requested to a maximum sustained rate (MSR) value, until the remaining capacity required by the flow for which link establishment is requested is generated. | 02-05-2009 |
20090059847 | UNSOLICITED GRANT SERVICE CLASS OF IEEE 802.16/WiBro SYSTEM - Provided is a traffic class of an IEEE 802.16/WiBro system. The unsolicited grant service (UGS) scheduling method with regard to a subscriber station (SS) and a base station (BS) that are disposed in a network wherein an IEEE 802.16/WiBro system is realized, the method includes: when the SS requires 1 through M (where M is a positive integer) UGS flows, and the BS serves 1 through N (where N is a positive integer) frames, the BS storing grant periods and guaranteed sizes that are granted to the M UGS flows in each N frame; and the BS comparing service capacity of a frame and a sum of guaranteed sizes of each flow belonging to the N frames, and determining if an overload occurs. | 03-05-2009 |
20090059889 | rtPS CLASS OF IEEE 802.16/WiBro SYSTEM - Provided is a real-time polling service (rtPS) class of an IEEE 802.16/WiBro system. An rtPS scheduling method of the IEEE 802.16/WiBro system includes subscriber station (SS) located in a network where the IEEE 802.16/WiBro system is realized inserting a timestamp indicating time information when uplink data is transmitted from an application layer of the SS into the uplink data; and after the SS receives polling from a base station (BS), comparing the timestamp inserted into the uplink data and a current time, and, if a difference between the timestamp and the current time is greater than a predetermined period of time, firstly dropping the uplink data. | 03-05-2009 |
20090063692 | BIDIRECTIONAL FLOW SERVICE SUPPORT METHOD IN IEEE 802.16/WIBRO SYSTEM - Provided is a bidirectional service flow management method in a wideband wireless connection communication system, and more particularly, a method of performing a bidirectional flow establishment. The method of providing a flow service in an IEEE 802.16/WiBro includes: generating a revised dynamic service addition (DSA) related message in which an area for designating bidirectional flow management information is allocated from a standard DSA related message; and performing a bidirectional flow initialization process between a subscriber station (SS) and a base station (BS) via single control message negotiation based on the revised DSA related message. | 03-05-2009 |
Min-Seok Kwak, Gumi-Si KR
Patent application number | Description | Published |
---|---|---|
20110197809 | SINGLE CRYSTAL COOLER AND SINGLE CRYSTAL GROWER INCLUDING THE SAME - Provided are a single crystal cooler and a single crystal grower including the same. The single crystal cooler includes a cooling main body and a passage. The passage is formed on an inner wall and an outer wall of the cooling main body. The passage allows cooling materials to move therethrough. The single crystal cooler has a cylindrical shape. A first inner diameter R | 08-18-2011 |
Noh Jung Kwak, Kyoungki-Do KR
Patent application number | Description | Published |
---|---|---|
20090200672 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE - Disclosed is a method for manufacturing a semiconductor device. This method includes the step of forming a diffusion barrier film, which is interposed between a silicon film and a metal film and functions to prevent diffusion between the silicon and metal films. The diffusion barrier film is formed of a WSixNy film or a WSix film by using an ALD process. | 08-13-2009 |
Noh-Jung Kwak, Icheon-Si KR
Patent application number | Description | Published |
---|---|---|
20090124082 | SLURRY FOR POLISHING RUTHENIUM AND METHOD FOR POLISHING USING THE SAME - A slurry for polishing a ruthenium layer comprises distilled water, sodium periodate (NaIO | 05-14-2009 |
Noh-Min Kwak, Gyunggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100148192 | ORGANIC LIGHT EMITTING DIODE DISPLAY - An organic light emitting diode display includes: a substrate member; a pixel electrode formed on the substrate member; a pixel defining film having an opening through which the pixel electrode is exposed, and formed on the substrate member; a light absorbing layer pattern for dividing the opening into a plurality of sub-emitting areas within the opening of the pixel defining film; an organic light emitting layer formed on the pixel electrode; and a common electrode formed on the organic light emitting layer. | 06-17-2010 |
Noh Yeal Kwak, Icheon-Si KR
Patent application number | Description | Published |
---|---|---|
20080268624 | Method of Fabricating Semiconductor Device - This invention relates to a method of fabricating a semiconductor device. A P well for a cell junction may be formed by performing an ion implantation process employing a zero tilt condition. Stress caused by collision between a dopant and a Si lattice within a semiconductor substrate may be minimized and, therefore stress remaining within the semiconductor substrate may be minimized. Accordingly, Number Of Program (NOP) fail by disturbance caused by stress remaining within a channel junction may be reduced. Further, a broad doping profile may be formed at the interface of trenches by using BF | 10-30-2008 |
20140054665 | NON-VOLATILE MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME - A non-volatile memory device includes a tunnel insulating layer formed on an active region defined by an isolation layer, a polysilicon pattern including a first portion formed on the tunnel insulating layer on the active region and a second portion protruding from the first portion beyond the isolation layer, wherein the second portion has a narrower width than the first portion, and a doped region formed near a surface of the polysilicon pattern and including p-type dopants. | 02-27-2014 |
Sang-Hyon Kwak, Ichon-Shi KR
Patent application number | Description | Published |
---|---|---|
20080280442 | METHOD FOR FABRICATING SEMICONDUCTOR DEVICE - A method for fabricating a semiconductor device is provided. A substrate includes two different regions, each of which has a different pattern density. A polish target layer is formed over the substrate to cover the patterns in the regions and a planarization guide layer is formed along a top surface of the polish target layer. The planarization guide layer has a polish selectivity ratio with respect to the polish target layer. Subsequently, the planarization guide layer formed in a first region is removed such that the planarization guide layer remains only in a second region having the patterns with low pattern density and the remaining planarization guide layer and the polish target layer are polished to remove a step between the first and second regions. | 11-13-2008 |
Sang-Ki Kwak, Asan-Si KR
Patent application number | Description | Published |
---|---|---|
20110216276 | LIQUID CRYSTAL DISPLAY - A liquid crystal display according to an exemplary embodiment of the present invention includes: a first substrate; a first signal line disposed on the first substrate, a thin film transistor connected with the first signal line, a first color filter and a second color filter disposed on the first substrate; a colored member disposed on the first color filter and the second color filter; and a pixel electrode disposed on the first color filter and the second color filter and the colored member, wherein the first color filter and the second color filter are partially overlapped with each other and the height of the colored member disposed at the overlap between the first color filter and the second color filter is greater than the height of the colored member disposed not at the overlap. | 09-08-2011 |
20120033165 | DISPLAY SUBSTRATE AND DISPLAY DEVICE INCLUDING THE SAME - A display substrate and a display device are provided. The display substrate includes a substrate having a shielding area and a pixel area, and a black matrix layer disposed in the shielding area of the substrate and having a column spacer and a peripheral portion other than the column spacer, wherein an area of the peripheral portion of the black matrix layer relative to unit pixel area is approximately 11% or less. | 02-09-2012 |
20120086900 | COMMON ELECTRODE PANEL AND METHOD FOR MANUFACTURING THE SAME - A manufacturing method of a liquid crystal display according to an exemplary embodiment includes: forming a thin film transistor array panel including a fan-out region connecting a display area and a peripheral area; forming a common electrode on a substrate; forming a cutout in the common electrode by using a laser; forming a common electrode panel by cutting the substrate; and assembling the thin film transistor array panel and the common electrode panel, wherein the cutout is formed on the edge of the common electrode panel and a portion of the cutout is positioned on the portion corresponding to the fan-out region. | 04-12-2012 |
20120162273 | DISPLAY APPARATUS - A display apparatus includes a plurality of pixels. Each pixel includes a first sub-pixel that is charged with a data signal corresponding to an input gray-scale, in response to a gate signal, and a second sub-pixel that is charged with the data signal in response to the gate signal. A boost capacitor is disposed between the first and second sub-pixels. The boost capacitor increases the voltage of the signal charged in the first sub-pixel and decreases the voltage of the signal charged in the second sub-pixel. Each pixel further includes an initializing device to initialize a first electrode of the boost capacitor and a switching device to change an electric potential of the first electrode of the boost capacitor. | 06-28-2012 |
20130044096 | METHOD OF DRIVING DISPLAY PANEL AND DISPLAY APPARATUS FOR PERFORMING THE SAME - A method of driving a display panel includes generating a clock signal including a high period which includes a first horizontal period having a first level, a second horizontal period having a second level smaller than the first level, and a third horizontal period having the first level, and a low period having a third level, generating a gate signal which includes the first level in the first horizontal period, the second level in the second horizontal period, and the first level in the third horizontal period based on the clock signal, and charging a data voltage to a pixel of the display panel in response to the gate signal. | 02-21-2013 |
20140055698 | MOTHER SUBSTRATE FOR DISPLAY DEVICE, METHOD FOR MANUFACTURING THE SAME, AND METHOD FOR MANUFACTURING DISPLAY DEVICE - A mother substrate for a display device includes: a first mother substrate and a second mother substrate including a plurality of panel regions and facing each other; a first contact electrode and a second contact electrode on the first mother substrate; a common electrode, a first voltage application electrode and a second voltage application electrode separated from each other and on the second mother substrate; and a liquid crystal layer between the first mother substrate and the second mother substrate. The first voltage application electrode is connected to the first contact electrode, and the second voltage application electrode is connected to the second contact electrode. The first voltage application electrode is applied with a first voltage, and the second voltage application electrode is applied with a second voltage different from the first voltage. | 02-27-2014 |
Seong Oh Kwak, Gwangju-Si KR
Patent application number | Description | Published |
---|---|---|
20110251731 | DEMAND RESPONSE METHOD AND DEMAND RESPONSE SYSTEM - A demand response (DR) method or a demand response (DR) system determines priority of each household appliance in response to a quality status of each household appliance, and variably controls a DR level of each household appliance according to the priority of each household appliance, to guarantee the quality of the household appliance and minimize power consumption. | 10-13-2011 |
Seong-Shin Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110184024 | Pharmaceutical Composition Containing Esomeprazole - The present invention relates to esomeprazole free base or its alkali salt-containing composition which stability is improved and is easy to manufacture. | 07-28-2011 |
Seung Wook Kwak, Icheon-Si KR
Patent application number | Description | Published |
---|---|---|
20110271063 | SEMICONDUCTOR MEMORY APPARATUS AND DATA INPUT AND OUTPUT METHOD THEREOF - A semiconductor memory apparatus includes an input data bus inversion unit configured to determine whether or not to invert a plurality of input data depending upon levels of the plurality of input data, and generate a plurality of conversion data; data input lines configured to transmit the plurality of conversion data; a data recovery unit configured to receive the plurality of conversion data and generate a plurality of storage data; and a memory bank configured to store the plurality of storage data. | 11-03-2011 |
Seung-Wook Kwak, Kyoungki-Do KR
Patent application number | Description | Published |
---|---|---|
20090086550 | SEMICONDUCTOR MEMORY DEVICE - A semiconductor memory device includes a plurality of banks a plurality of banks stacked in a column direction, a global data line corresponding to the plurality of banks and a common global data line driving unit for multiplexing data on a plurality of local data lines corresponding to each of the banks to transmit the multiplexed result to the global data line. | 04-02-2009 |
Sin Ung Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110201978 | WHEELCHAIR TYPE ROBOT FOR WALKING AID - A wheelchair type robot for use as a walking aid wherein an outer skeleton to be worn on the lower body of a user is combined with a lift and a drive part in a wheelchair form. The drive part is furnished with a drive motor and wheels that are installed on a main frame. The lift is furnished with an outer linear guide that is fixed and joined with the main frame, an inner linear guide that can move up and down along same, an upper chair part that connects with the inner linear guide to enable up and down motion, and a lower chair part that connects with the outer linear guide such that unfolds if the inner linear guide descends and folds if it ascends. The outer skeleton is furnished with a lift locking part that is fixed and joined with the upper chair part, an upper frame whereto a thigh brace is joined, a lower frame whereto a calf brace is joined, a hip part that is installed between the lift locking part and the upper frame to rotate the upper frame around the lift locking part, and a knee joint part that is installed between the upper frame and the lower frame to rotate the lower frame around the upper frame. | 08-18-2011 |
Soo-Min Kwak, Gumi KR
Patent application number | Description | Published |
---|---|---|
20100276032 | LIQUID CRYSTAL DISPENSING SYSTEM - A liquid crystal dispensing system includes a frame, a stage coupled to the frame; at least one liquid crystal dispenser moveably coupled the frame over the stage, and at least one measurement member operatively coupled to the liquid crystal dispenser, wherein the at least measurement member detecting an amount of liquid crystal material dispensed from the at least one liquid crystal dispenser. | 11-04-2010 |
20100300354 | LIQUID CRYSTAL DISPENSING SYSTEM AND METHOD OF DISPENSING LIQUID CRYSTAL MATERIAL USING SAME - A liquid crystal dispensing system includes a container to contain liquid crystal to be dispensed, a discharge pump to receive the liquid crystal from the container and to discharge the liquid crystal, a nozzle to dispense the liquid crystal discharged from the discharge pump onto a substrate, and a control unit to control a dispensing amount of liquid crystal discharged from the discharge pump and to compensate the dispensing amount when the dispensing amount of liquid crystal exceeds a limitation value. | 12-02-2010 |
20140238297 | Liquid Crystal Dispensing System And Method Of Dispensing Liquid Crystal Material Using Same - A liquid crystal dispensing system includes a container to contain liquid crystal to be dispensed, a discharge pump to receive the liquid crystal from the container and to discharge the liquid crystal, a nozzle to dispense the liquid crystal discharged from the discharge pump onto a substrate, and a control unit to control a dispensing amount of liquid crystal discharged from the discharge pump and to compensate the dispensing amount when the dispensing amount of liquid crystal exceeds a limitation value. | 08-28-2014 |
Soo-Min Kwak, Gyeongsangbuk-Do KR
Patent application number | Description | Published |
---|---|---|
20090258563 | Liquid crystal dispensing system - A liquid crystal dispensing system includes a frame, a stage coupled to the frame; at least one liquid crystal dispenser moveably coupled the frame over the stage, and at least one measurement member operatively coupled to the liquid crystal dispenser, wherein the at least measurement member detecting an amount of liquid crystal material dispensed from the at least one liquid crystal dispenser. | 10-15-2009 |
20100200114 | DISPENSER FOR LIQUID CRYSTAL DISPLAY PANEL AND DISPENSING METHOD USING THE SAME - A dispenser for a liquid crystal display panel includes a table for loading a substrate having at least one image display unit and being horizontally driven in a driving direction of a long side or a short side of the substrate, at least one support member to be horizontally driven in a driving direction perpendicular to the driving direction of the table, and at least one syringe aligned on the support member to supply a dispensing material to the substrate. | 08-12-2010 |
Taek-Soo Kwak, Uiwang-Si KR
Patent application number | Description | Published |
---|---|---|
20110129981 | FILLER FOR FILLING A GAP AND METHOD FOR MANUFACTURING SEMICONDUCTOR CAPACITOR USING THE SAME - A filler for filling a gap includes a hydrogenated polysiloxazane having an oxygen content of about 0.2 to about 3 wt %. A chemical structure of the hydrogenated polysiloxazane includes first, second, and third moieties represented by the following respective Chemical Formulas 1-3: | 06-02-2011 |
20120177829 | COMPOSITION FOR FORMING SILICA BASED INSULATING LAYER, METHOD FOR MANUFACTURING COMPOSITION FOR FORMING SILICA BASED INSULATING LAYER, SILICA BASED INSULATING LAYER AND METHOD FOR MANUFACTURING SILICA BASED INSULATING LAYER - A composition for forming silica-based insulation layer includes a hydrogenated polysiloxazane including a moiety represented by the following Chemical Formula 1 and a moiety represented by the following Chemical Formula 2, and having a chlorine concentration of about 1 ppm or less: | 07-12-2012 |
20130017662 | FILLER FOR FILLING A GAP, METHOD OF PREPARING THE SAME AND METHOD OF MANUFACTURING SEMICONDUCTOR CAPACITOR USING THE SAMEAANM PARK; Eun-SuAACI Uiwang-siAACO KRAAGP PARK; Eun-Su Uiwang-si KRAANM Kim; Bong-HwanAACI Uiwang-siAACO KRAAGP Kim; Bong-Hwan Uiwang-si KRAANM Lim; Sang-HakAACI Uiwang-siAACO KRAAGP Lim; Sang-Hak Uiwang-si KRAANM Kwak; Taek-SooAACI Uiwang-siAACO KRAAGP Kwak; Taek-Soo Uiwang-si KRAANM Bae; Jin-HeeAACI Uiwang-siAACO KRAAGP Bae; Jin-Hee Uiwang-si KRAANM Yun; Hui-ChanAACI Uiwang-siAACO KRAAGP Yun; Hui-Chan Uiwang-si KRAANM Kim; Sang-KyunAACI Uiwang-siAACO KRAAGP Kim; Sang-Kyun Uiwang-si KRAANM Lee; Jin-WookAACI Uiwang-siAACO KRAAGP Lee; Jin-Wook Uiwang-si KR - A filler for filling a gap includes a compound represented by the following Chemical Formula 1. | 01-17-2013 |
20140187017 | PROCESS OF PREPARING A GAP FILLER AGENT, A GAP FILLER AGENT PREPARED USING SAME, AND A METHOD FOR MANUFACTURING SEMICONDUCTOR CAPACITOR USING THE GAP FILLER AGENT - A method of preparing a gap filler agent includes adding a halosilane to a basic solvent, and, to the basic solvent and the halosilane, adding ammonia in an amount of about 50 to about 70 parts by weight based on 100 parts by weight of the halosilane at a rate of about 1 g/hr to about 15 g/hr. | 07-03-2014 |
20140315367 | RINSE LIQUID FOR INSULATING FILM AND METHOD OF RINSING INSULATING FILM - A rinse liquid for an insulation layer, the rinse liquid including a solvent represented by the following Chemical Formula 1: | 10-23-2014 |
20140346391 | POLYSILOXANE HYDROXIDE THIN-FILM RINSE SOLUTION, AND POLYSILOOXAZINE HYDROXIDE THIN-FILM PATTERN-FORMING METHOD USING THE SAME - Provided is a rinse solution for a hydrogenated polysiloxazane thin film including an additive selected from an alcohol-based solvent, an ester-based solvent, a silanol-based solvent, an alkoxysilane-based solvent, an alkylsilazane-based solvent, and a combination thereof in an amount of 0.01 wt % to 7 wt % based on the total amount of the rinse solution. | 11-27-2014 |
20150044358 | COMPOSITION FOR FORMING SILICA BASED INSULATING LAYER, SILICA BASED INSULATING LAYER AND METHOD FOR MANUFACTURING SILICA BASED INSULATING LAYER - A composition for forming a silica-based insulation layer, a silica-based insulation layer, and a method of manufacturing the silica-based insulation layer, the composition including a solvent; and an organosilane-based condensation polymerization product, the organosilane-based condensation polymerization product being prepared from a compound mixture, the compound mixture including compounds represented by the following Chemical Formulae 1 and 2: | 02-12-2015 |
20150044883 | COMPOSITION FOR FORMING SILICA BASED INSULATING LAYER, SILICA BASED INSULATING LAYER AND METHOD FOR MANUFACTURING SILICA BASED INSULATING LAYER - A composition for forming a silica-based insulation layer, a silica-based insulation layer, and a method of manufacturing the silica-based insulation layer, the composition including a solvent; and an organosilane-based condensation polymerization product that includes a structural unit represented by the following Chemical Formula 1: | 02-12-2015 |
Woo Hyk Kwak, Kyeongsangbuk-Do KR
Patent application number | Description | Published |
---|---|---|
20100197227 | HEADSET ASSEMBLY FOR BLUETOOTH UTILITIES - Disclosed is a headset assembly for Bluetooth equipment. The headset assembly (H) for Bluetooth communication with mobile communication equipment includes an earphone body part ( | 08-05-2010 |
Wooseong Kwak, Daegu KR
Patent application number | Description | Published |
---|---|---|
20110047144 | SYSTEM, METHOD, AND APPARATUS FOR PARALLELIZING QUERY OPTIMIZATION - A computer program product that includes a computer useable storage medium to store a computer readable program that, when executed on a computer, causes the computer to perform operations, including operations to receive a query for which a query execution plan (QEP) is to be computed, divide a search space into a plurality of subproblems for which constituent QEPs are to be created, partition the plurality of subproblems into a plurality of partitions, and allocate each of the plurality of partitions to a thread of a plurality of threads within a multiple thread architecture. Possible QEPs describe a search space. Each subproblem references one or more quantifiers and each of the subproblems within a partition references the same number of quantifiers. A partition containing subproblems referencing fewer quantifiers is executed before a partition containing subproblems referencing more quantifiers. | 02-24-2011 |
Yong Keun Kwak, Ganwon-Do KR
Patent application number | Description | Published |
---|---|---|
20080273158 | Liquid crystal display panel having seal pattern for minimizing liquid crystal contamination and method of manufacturing the same - A liquid crystal display panel and the method of manufacturing the same are disclosed. Because an overlap portion of the seal pattern that encompasses in a closed form the outer edge of the image display part is minimized, excessive distribution of sealant at the overlap portion may be prevented. The liquid crystal display panel includes a first and a second substrates having at least one image display part; a main pattern on one of the first and second substrates and encompassing the outer edge of the image display part; a start pattern connected to the main pattern and formed from a point spaced apart from the image display part to a point adjacent to an outer edge of the image display part; an end pattern connected to the main pattern and formed from the point adjacent to the outer edge of the image display part to a point spaced apart from the image display part, wherein the start pattern and end pattern extend in a direction substantially parallel to a facing side of the main pattern; and liquid crystal dispensed in the image display part. | 11-06-2008 |
Yong Seok Kwak, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20110122336 | MULTI-LAYER PRINTED CIRCUIT BOARD AND LIQUID CRYSTAL DISPLAY DEVICE HAVING THE SAME - A PCB and an LCD device with the same are disclosed. The PCB and the LCD device force an LED to directly contact either a heat radiation member or a metal plate. As such, heat generated in the LED is directly transferred to the heat radiation member or the metal plate without passing through wiring and prepreg layers. Therefore, the heat is effectively discharged to the exterior through a bottom cover. In other words, heat generated in the LED can be effectively discharged because of passing through the shortened heat radiation path. | 05-26-2011 |
Yoonseok Kwak, Gumi-City KR
Patent application number | Description | Published |
---|---|---|
20090009079 | PLASMA DISPLAY PANEL AND PLASMA DISPLAY APPARATUS - A plasma display panel and a plasma display apparatus are disclosed. The plasma display panel includes a front substrate including a scan electrode and a sustain electrode positioned parallel to each other, an upper dielectric layer positioned on the scan and sustain electrodes, a rear substrate on which an address electrode is positioned to intersect the scan and sustain electrodes, a lower dielectric layer positioned on the address electrode, a barrier rib positioned between the front substrate and the rear substrate to partition a discharge cell, and a phosphor layer positioned inside the discharge cell. The upper dielectric layer includes a glass-based material and a blue pigment. The phosphor layer includes a phosphor material and MgO material. | 01-08-2009 |
20090102819 | PLASMA DISPLAY APPARATUS - A plasma display apparatus is disclosed. The plasma display apparatus includes a plasma display panel and a driver. The plasma display panel includes a front substrate including a scan electrode and a sustain electrode, a rear substrate opposite to the front substrate, and a phosphor layer that is positioned between the front and rear substrates and includes a phosphor material and Mgo material. The driver supplies a rest signal to the scan electrode during a reset period of at least one of a plurality of subfields of a frame, supplies a scan signal to the scan electrode during an address period following the reset period, and supplies a first signal having a polarity opposite a polarity of the scan signal to the scan electrode between the reset signal and the scan signal. | 04-23-2009 |
20090134809 | PLASMA DISPLAY APPARATUS - A plasma display apparatus is disclosed. The plasma display apparatus includes a plasma display panel and a driver. The plasma display apparatus includes a scan electrode, a sustain electrode, an address electrode, a lower dielectric layer on the address electrode, and a phosphor layer on the lower dielectric layer. The phosphor layer includes a phosphor material and an additive material. The driver does not supply a sustain signal to at least one of the scan electrode and the sustain electrode during a sustain period of a first subfield of a plurality of subfields of a frame. A sustain period of at least one subfield of the plurality of subfields of the frame is omitted. | 05-28-2009 |
20090140954 | METHOD OF DRIVING PLASMA DISPLAY PANEL AND PLASMA DISPLAY APPARATUS - A method of driving a plasma display panel displaying an image in a frame including a plurality of subfields and a plasma display apparatus are disclosed. In the method, at least one of the plurality of subfields is a selective write subfield, and at least one of the other subfields is a selective erase subfield. The plasma display panel includes a front substrate including a scan electrode and a sustain electrode, a rear substrate positioned opposite the front substrate, and a phosphor layer between the front and rear substrates. The phosphor layer includes a phosphor material and an additive material. The additive material includes at least one of magnesium oxide (MgO), zinc oxide (ZnO), silicon oxide (SiO | 06-04-2009 |
Young Hoon Kwak, Gyunggi-Do KR
Patent application number | Description | Published |
---|---|---|
20110247658 | Apparatus and method for cleaning a camera module - Disclosed are an apparatus for cleaning a camera module, including: a housing in which a camera module, the object to be cleaned, is received, an opening/closing unit that opens/closes the housing, and an air suction unit that is connected to the housing and discharges air in the housing to the outside, and a method for cleaning the camera module. The apparatus and the method for cleaning the camera module remove the fine foreign substances of the camera in such a manner that the instantaneous velocity of air supplied to the camera module is increased by receiving the camera module, the object to be cleaned, in a negative pressure state, and breaking the negative pressure state, thereby making it possible to clean the complicated and narrow inside of the camera module, and generates vibration to the supplied air using the opening/closing unit that is rapidly and repeatedly opened/closed, thereby making it possible to more effectively remove the fine foreign substances. | 10-13-2011 |
20130020111 | SUBSTRATE FOR POWER MODULE PACKAGE AND METHOD FOR MANUFACTURING THE SAME - Disclosed herein are a substrate for a power module package and a method for manufacturing the same, including: a base substrate made of a metal material; an anodized layer formed on the base substrate; and a circuit layer formed on the anodized layer, wherein the anodized layer is formed to correspond to circuit patterns on the circuit layer or is formed to be divided into a plurality of areas. | 01-24-2013 |
20130037967 | SEMICONDUCTOR PACKAGE SUBSTRATE - Disclosed herein is a semiconductor package substrate including a base substrate, a mounting member mounted on an upper portion of the base substrate, and an adhesive layer formed between the base substrate and the mounting member, wherein the adhesive layer includes a thermally conductive adhesive and a ductile adhesive formed at the outer circumference of the thermally conductive adhesive. | 02-14-2013 |
20130062743 | POWER MODULE PACKAGE AND METHOD FOR MANUFACTURING THE SAME - Disclosed herein are a power module package and a method for manufacturing the same. The power module package includes: a heat dissipation plate including a first heat dissipation plate and a second heat dissipation plate disposed to be spaced apart from each other; insulating layers formed on the heat dissipation plate; metal layers formed on the insulating layers, semiconductor devices mounted on the metal layers; and lead spacers formed to connect the metal layer of the first heat dissipation plate side or the metal layer of the second heat dissipation plate side with the semiconductor layers, wherein the semiconductor devices formed on the metal layers of the first heat dissipation plate side and the semiconductor devices formed on the metal layer of the second heat dissipation plate side are disposed in a multi-layered type. | 03-14-2013 |
20130069108 | POWER SEMICONDUCTOR MODULE - Disclosed herein is a power semiconductor module including: a circuit board having gate, emitter, and collector patterns formed thereon; a first semiconductor chip mounted on the circuit board, having gate and emitter terminals each formed on one surface thereof, and having a collector terminal formed on the other surface thereof; a second semiconductor chip mounted on the first semiconductor chip, having a cathode terminal formed on one surface thereof, and having an anode terminal formed on the other surface thereof; a first conductive connection member having one end disposed between the collector terminal of the first semiconductor chip and the cathode terminal of the second semiconductor chip and the other end contacting the collector pattern of the circuit board; and a second conductive connection member having one end contacting the anode terminal of the second semiconductor chip and the other end contacting the emitter pattern of the circuit board. | 03-21-2013 |
20130069213 | POWER MODULE PACKAGE - Disclosed herein is a power module package including: a first substrate having one surface and the other surface; a second substrate contacting one surface of the first substrate; a third substrate contacting one side of the other surface of the first substrate; a first lead frame contacting the other side of the other surface of the first substrate; and a second lead frame electrically connected to the third substrate. | 03-21-2013 |
20130105956 | POWER MODULE PACKAGE AND METHOD FOR MANUFACTURING THE SAME | 05-02-2013 |
20130112388 | HEAT SINK - Disclosed herein is a heat sink including: a first region connected to a cooling water introduction part and having a plurality of first pins arranged therein; and a second region connected to a cooling water discharge part and having a plurality of second pins arranged therein. | 05-09-2013 |
20130134571 | POWER MODULE PACKAGE - Disclosed herein is a power module package including: a first heat dissipation plate including a first flow path, a second flow path, and a third flow path which are sequentially formed, the first flow path and the third flow path being formed to have a step therebetween; and a second heat dissipation plate formed under the first heat dissipation plate, having one face and the other face, having a semiconductor device mounting groove formed in the one face thereof, and including a fourth flow path having one end connected to the second flow path and the other end connected to the third flow path, wherein a cooling material introduced through the first flow path is distributed to the third flow path and the fourth flow path based on the second flow path. | 05-30-2013 |
20130146259 | HEAT SINK - Disclosed herein is a heat sink including: a pipe for refrigerant movement including a first path, a third path having a cross-sectional area smaller than that of the first path in a thickness direction, and a second path connecting between the first and third paths and having a cross-sectional area in the thickness direction reduced from the first path toward the third path; and a case enclosing the pipe for refrigerant movement. | 06-13-2013 |
20130154083 | SEMICONDUCTOR PACKAGE - Disclosed herein is a semiconductor package. The semiconductor package includes a semiconductor module, a first heat dissipation unit, a second heat dissipation unit and a housing. The semiconductor module contains a semiconductor device. The first heat dissipation unit is provided under the semiconductor module. The first heat dissipation unit includes at least one first pipe through which first cooling water passes. A first rotator is rotatably disposed in the first pipe. The second heat dissipation unit is provided on the semiconductor module. The second heat dissipation unit includes at least one second pipe through which second cooling water passes. A second rotator is rotatably to disposed in the second pipe. The housing is provided on opposite sides of the semiconductor module, the first heat dissipation unit and the second heat dissipation unit and supports the semiconductor module, the first heat dissipation unit and the second heat dissipation unit. | 06-20-2013 |
20130343001 | HEAT DISSIPATION SYSTEM FOR POWER MODULE - Disclosed herein is a heat dissipation system for a power module, the heat dissipation system including: first and second heat dissipation plates spaced apart from each other while facing each other, to form a cooling medium flow passage; first and second inflow lines extended to the cooling medium flow passage of the first and second heat dissipation plates, to transfer cooling media flowing therein at different flow rates or different fluxes to the cooling medium flow passage; and first and second inlets respectively connected with the first and second inflow lines to allow the cooling media to flow therein. | 12-26-2013 |
20140000839 | COOLING APPARATUS | 01-02-2014 |
20140014313 | MULTI-STAGE HEAT SINK, COOLING SYSTEM WITH THE SAME AND METHOD FOR CONTROLLING THE SAME - Disclosed herein is a multi-stage heat sink cooling system, including: at least one step surface in a direction of a surface to which cooling air is injected, wherein the step surface is any one of a step surface having a stair shape that is provided with a plurality of heat radiating plates each having a curve, a step surface provided with a plurality of heat radiating plates having a streamlined smooth curve, and a step surface provided with a plurality of heat radiating fins having a height difference. According to the preferred embodiments of the present invention, the cooling system with the multi-stage heat sink can cool heat generated from a heat radiating element using the multi-stage heat sink and the air injection part to improve a heat release rate. | 01-16-2014 |
Young-Kap Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110278148 | METAL DOME SWITCH FOR KEYPAD - Disclosed is a metal dome switch for a keypad capable of maintaining click sensitivity in an optimal state upon a push operation of a key button by forming a large height of an uplift part while maintaining structural strength of the uplift part, and increasing a height of a pressure concentration projection projecting upward from an apex of a dome-shaped metal plate while minimizing deformation in outer appearance and dimension of the metal dome switch, when the pressure concentration projection is press formed through a press forming process such as a bending process or a half-blanking process. | 11-17-2011 |
20120228099 | PUSH SWITCH DEVICE - Disclosed is a push switch device. Since a push button is pressed to relatively rotate first and second pressing members in opposite directions and a push direction conversion unit converts the relative rotation of the first and second pressing members into a push movement in a switching direction, a pressing projection of the first pressing member can accurately vertically press an apex of a movable terminal. Therefore, a sense of click when the movable terminal is resiliently deformed and recovered can be maintained well, and a slide friction generated between the movable terminal and the pressing projection of the first pressing member can be minimized, preventing decrease in sense of operation and reduction in lifespan of parts due to the friction. In addition, an operation sense of the push button can be improved because straightness of the push button can be improved and there is no additional repulsion, except the repulsion by the resilient deformation of the movable terminal. | 09-13-2012 |
20140218889 | OPTICAL WAVEGUIDE SHEET FOR KEYPAD - Provided is optical waveguide sheet for a keypad having a light guiding portion | 08-07-2014 |
Young Kuk Kwak, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110280000 | LIGHTING DEVICE - A lighting device may be provided that includes a housing, a coupling member coupled to the housing, a reflector coupled between the housing and the coupling member, and a light source unit coupled to the coupling member to emit light toward the reflector. A first portion of a first body of the light source unit may be coupled to the coupling member, and a second portion of the first body may include a light source module that includes a light to emit light toward the reflector. | 11-17-2011 |
20110292638 | LIGHTING APPARATUS - A lighting apparatus includes a body having a bottom surface and a side surface, a poly-pyramid shaped reflector being placed on the bottom surface of the body and including at least three reflective surfaces, and a light source being placed on the side surface of the body, including at least one light emitting device and being placed in an area corresponding to at least one of the reflective surfaces of the reflector. | 12-01-2011 |
20120127756 | LIGHTING MODULE - A lighting module may be provided that includes a first and a second light sources, both of which are disposed opposite to each other; a first case including the first light source; a second case including the second light source; and an optical plate of which one side is connected to the first case and the other side is connected to the second case and on which light from the first and the second light sources is incident, wherein at least the first and/or the second light sources includes a light emitting diode (LED). | 05-24-2012 |
20120155114 | LIGHTING MODULE - A lighting module may be provided that includes a light guide plate; a first case coupled to one side of the light guide plate; a first light source which is disposed in the first case and emits light to the one side of the light guide plate; a second case coupled to the other side of the light guide plate; and a second light source which is disposed in the second case and emits light to the other side of the light guide plate. An amount of light which is emitted through a top surface of the light guide plate is equal to or not equal to an amount of light which is emitted through a bottom surface of the light guide plate. | 06-21-2012 |
20120257381 | LIGHTING DEVICE - A lighting device comprises a housing; a coupling member coupled to the housing; a reflector coupled between the housing and the coupling member; and a light source unit coupled to the coupling member to emit light toward the reflector, wherein the light source unit includes a first body, a second body and a spring provided between the first body and the second body, and wherein the spring provides an elastic force between the first body and the second body. | 10-11-2012 |
20120300495 | LIGHTING MODULE - A lighting module may be provided that includes a light guide plate including a predetermined pattern; a case covering both sides of the light guide plate; and a light source which is disposed in the case and is configured to emit light to the both sides of the light guide plate. The light guide plate emits the light from the light source through a top surface and a bottom surface. | 11-29-2012 |
20130003349 | LIGHTING APPARATUS - A lighting apparatus comprises: a body comprising a first body and a second body, wherein the first body comprises a first bottom surface and a first side surface, wherein the second body comprises a second bottom surface and a second side surface, and wherein the body has a receiving recess configured by the first bottom surface, the second bottom surface, the first side surface and the second side surface; a reflector disposed in the receiving recess of the body and comprising a plurality of reflective surfaces; and a light source disposed on the first side surface of the first body and the second side surface of the second body, disposed at an area corresponding to the reflective surfaces of the reflector. | 01-03-2013 |
20140043849 | LIGHTING MODULE - A lighting module may be provided that comprises: a first and a second light sources, which are disposed opposite to each other; a light guide plate disposed between the first light source and the second light source and including a top surface and a bottom surface; a first case including the first light source; a second case including the second light source; and an optical plate disposed on at least one of the top surface and the bottom surface of the light guide plate, wherein the optical plate reflects a part of light from the first and the second light sources and transmits the rest of the light. | 02-13-2014 |
20140078777 | LIGHTING MODULE - A lighting module includes a first side light source; a second side light source; a first light guide plate disposed between the first side light source and the second side light source; a second light guide plate disposed between the first side light source and the second side light source and disposed below the first light guide plate; a reflective plate between the first light guide plate and the second light guide plate; a first case coupled to one side of the first light guide plate, coupled to one side of the second light guide plate, and receiving the first side light source; and a second case coupled to the other side of the first light guide plate, coupled to the other side of the second light guide plate, and receiving the second side light source. | 03-20-2014 |
20140160793 | LIGHTING MODULE - A lighting module comprises a light guide plate including a predetermined pattern; a case covering both sides of the light guide plate; and a light source which is disposed in the case and is configured to emit light to the both sides of the light guide plate, wherein the light guide plate is configured to emit the light from the light source through a top surface and a bottom surface of light guide plate, and wherein the lighting module is configured to emit first light upward from the top surface of the light guide plate, and second light downward from the bottom surface of the light guide plate. | 06-12-2014 |
You-Shik Kwak, Busan KR
Patent application number | Description | Published |
---|---|---|
20090167014 | Electric Fusion Piping Materials With Screw Pressing Device - An electric fusion piping materials is adapted for bonding with plastic pipes by electric-fusion. The piping materials can convert the rotation of a pressing member into linear motion by means of threads to directly or indirectly press a heating element provided in the inner periphery of a pipe joint of the piping materials in order to press melting parts heated by the heating element, thereby producing pressure necessary for fusion bonding as well as eliminating an interface of impurities, thereby enhancing fusion efficiency. | 07-02-2009 |
Yu Whan Kwak, Busan KR
Patent application number | Description | Published |
---|---|---|
20110200297 | IMAGE DISPLAY SYSTEM AND DISPLAY METHOD THEREOF - An image display system and a display method thereof are provided. The image display system includes an optical disc having image information thereon, an image display device having extended display identification data (EDID), and a reproduction device to analyze the EDID to determine an interface to connect with the image display device, if the image information is three-dimensional (3D) image information, and instruct the image display device to output an alarm text, if the interface is an analog. When the interface is an analog interface, the reproduction device may output an analog two-dimensional (2D) image or 3D image through the image display device. Even when the image display device and the reproduction device are interconnected via an analog interfaces, a 2D or 3D image may be output based on the 3D image information. | 08-18-2011 |
20110205224 | CONTENT REPRODUCING APPARATUS AND CONTROL METHOD THEREOF - Disclosed herein are a content reproducing apparatus to display a content image and a menu image on a display device, and a control method thereof. The menu image is generated based on a support capability of the display device. Therefore, when the content image and the menu image are alternately displayed, screen flickering may be prevented from occurring due to a change in image format. Also, a support capability of each constituent element may be notified to the user as guide information, and the content image may be output after user confirmation. | 08-25-2011 |
20140376880 | IMAGE DISPLAY SYSTEM AND DISPLAY METHOD THEREOF - An image display system and a display method thereof are provided. The image display system includes an optical disc having image information thereon, an image display device having extended display identification data (EDID), and a reproduction device to analyze the EDID to determine an interface to connect with the image display device, if the image information is three-dimensional (3D) image information, and instruct the image display device to output an alarm text, if the interface is an analog. When the interface is an analog interface, the reproduction device may output an analog two-dimensional (2D) image or 3D image through the image display device. Even when the image display device and the reproduction device are interconnected via an analog interfaces, a 2D or 3D image may be output based on the 3D image information. | 12-25-2014 |