Haring, US
Bryan P. Haring, Snellville, GA US
Patent application number | Description | Published |
---|---|---|
20090072055 | Shaker dispensing container - A manually operable spreader for particulate material has a container body, a generally U-shaped chute and a cap sealing a discharge aperture. The body has a hand grip and the chute has one end pivotably mounted on the body. The sidewalls of the chute seat in recesses in the sidewalls of the body. When the chute is in its operative position, the contents flow onto the chute and then onto the ground. | 03-19-2009 |
Christopher Haring, New Orleans, LA US
Patent application number | Description | Published |
---|---|---|
20110253070 | Hydrogen generator - A hydrogen generator for apparatus for use in an internal combustion engine of a vehicle for increasing the efficiency of the engine and decreasing emissions from the engine has stainless-steel electrolysis plates that are close-spaced in the generator housing. The hydrogen unit is configured to inject hydrogen after the throttle body and the carburetor using a spacer located between the intake manifold and the throttle body or carburetor. Alternative, a modified spark plug equipped with a tube and a check valve is mounted on the engine, while being controlled by the generator's PCB controller. The PCB controller is configured to control a variety of operational control devices, including a gas level controller, a liquid level controller, a temperature controller, a pressure controller, a flow rate controller, a current controller a tachometer controller, a pressure sensor configured to detect gas pressure in the housing, a liquid sensor configured to detect level of aqueous solution in the housing, and a temperature sensor. The operational conditions of the hydrogen generator can be controlled from a cab of the vehicle. | 10-20-2011 |
David Den Haring, Atlanta, GA US
Patent application number | Description | Published |
---|---|---|
20120187777 | CONTROL SYSTEM FOR A MATERIAL HANDLING APPLICATION - A distributed control system is provided having a plurality of control modules operative to control one or more output devices. A control module includes a first enclosure that houses a plurality of control terminals and a second enclosure that houses a controller for controlling an output device. A maximum voltage of the first enclosure is less than a threshold voltage level, and a maximum voltage of the second enclosure is greater than the threshold voltage level. A safety circuit of the control system includes a plurality of circuit segments connected in a series configuration to the control modules. | 07-26-2012 |
Michael Haring, Katy, TX US
Patent application number | Description | Published |
---|---|---|
20120210913 | Utility Table - A multi-purpose utility table includes a top portion having a recessed sink portion, a housing for slidably engaging a hose or tube, an opening formed through the top portion, and a sheath for holding a sharp implement used at the utility table. The sink portion further includes a drain and an overflow outlet. Support members collapse easily and nest in the top portion of the table to provide an easily transportable multi-purpose utility table. | 08-23-2012 |
Petrus Gerardus Maria Haring, Tenafly, NJ US
Patent application number | Description | Published |
---|---|---|
20090263510 | Process of making Hoodia plant extract with improved flavor - Processes of making extracts of | 10-22-2009 |
Rudolf Haring, Cortlandt Manor, NY US
Patent application number | Description | Published |
---|---|---|
20090006873 | POWER THROTTLING OF COLLECTIONS OF COMPUTING ELEMENTS - An apparatus and method for controlling power usage in a computer includes a plurality of computers communicating with a local control device, and a power source supplying power to the local control device and the computer. A plurality of sensors communicate with the computer for ascertaining power usage of the computer, and a system control device communicates with the computer for controlling power usage of the computer. | 01-01-2009 |
Rudolf A. Haring, Yorktown Heights, NY US
Patent application number | Description | Published |
---|---|---|
20110119475 | GLOBAL SYNCHRONIZATION OF PARALLEL PROCESSORS USING CLOCK PULSE WIDTH MODULATION - A circuit generates a global clock signal with a pulse width modification to synchronize processors in a parallel computing system. The circuit may include a hardware module and a clock splitter. The hardware module may generate a clock signal and performs a pulse width modification on the clock signal. The pulse width modification changes a pulse width within a clock period in the clock signal. The clock splitter may distribute the pulse width modified clock signal to a plurality of processors in the parallel computing system. | 05-19-2011 |
20110219208 | MULTI-PETASCALE HIGHLY EFFICIENT PARALLEL SUPERCOMPUTER - A Multi-Petascale Highly Efficient Parallel Supercomputer of 100 petaOPS-scale computing, at decreased cost, power and footprint, and that allows for a maximum packaging density of processing nodes from an interconnect point of view. The Supercomputer exploits technological advances in VLSI that enables a computing model where many processors can be integrated into a single Application Specific Integrated Circuit (ASIC). Each ASIC computing node comprises a system-on-chip ASIC utilizing four or more processors integrated into one die, with each having full access to all system resources and enabling adaptive partitioning of the processors to functions such as compute or messaging I/O on an application by application basis, and preferably, enable adaptive partitioning of functions in accordance with various algorithmic phases within an application, or if I/O or other processors are underutilized, then can participate in computation or communication nodes are interconnected by a five dimensional torus network with DMA that optimally maximize the throughput of packet communications between nodes and minimize latency. | 09-08-2011 |
Rudolf A. Haring, Cortlandt Manor, NY US
Patent application number | Description | Published |
---|---|---|
20090006808 | ULTRASCALABLE PETAFLOP PARALLEL SUPERCOMPUTER - A novel massively parallel supercomputer of petaOPS-scale includes node architectures based upon System-On-a-Chip technology, where each processing node comprises a single Application Specific Integrated Circuit (ASIC) having up to four processing elements. The ASIC nodes are interconnected by multiple independent networks that optimally maximize the throughput of packet communications between nodes with minimal latency. The multiple networks may include three high-speed networks for parallel algorithm message passing including a Torus, collective network, and a Global Asynchronous network that provides global barrier and notification functions. These multiple independent networks may be collaboratively or independently utilized according to the needs or phases of an algorithm for optimizing algorithm processing performance. Novel use of a DMA engine is provided to facilitate message passing among the nodes without the expenditure of processing resources at the node. | 01-01-2009 |
20090006894 | METHOD AND APPARATUS TO DEBUG AN INTEGRATED CIRCUIT CHIP VIA SYNCHRONOUS CLOCK STOP AND SCAN - An apparatus and method for evaluating a state of an electronic or integrated circuit (IC), each IC including one or more processor elements for controlling operations of IC sub-units, and each the IC supporting multiple frequency clock domains. The method comprises: generating a synchronized set of enable signals in correspondence with one or more IC sub-units for starting operation of one or more IC sub-units according to a determined timing configuration; counting, in response to one signal of the synchronized set of enable signals, a number of main processor IC clock cycles; and, upon attaining a desired clock cycle number, generating a stop signal for each unique frequency clock domain to synchronously stop a functional clock for each respective frequency clock domain; and, upon synchronously stopping all on-chip functional clocks on all frequency clock domains in a deterministic fashion, scanning out data values at a desired IC chip state. The apparatus and methodology enables construction of a cycle-by-cycle view of any part of the state of a running IC chip, using a combination of on-chip circuitry and software. | 01-01-2009 |
20110119521 | REPRODUCIBILITY IN A MULTIPROCESSOR SYSTEM - Fixing a problem is usually greatly aided if the problem is reproducible. To ensure reproducibility of a multiprocessor system, the following aspects are proposed: a deterministic system start state, a single system clock, phase alignment of clocks in the system, system-wide synchronization events, reproducible execution of system components, deterministic chip interfaces, zero-impact communication with the system, precise stop of the system and a scan of the system state. | 05-19-2011 |
20120266008 | SYSTEM-WIDE POWER MANAGEMENT CONTROL VIA CLOCK DISTRIBUTION NETWORK - An apparatus, method and computer program product for automatically controlling power dissipation of a parallel computing system that includes a plurality of processors. A computing device issues a command to the parallel computing system. A clock pulse-width modulator encodes the command in a system clock signal to be distributed to the plurality of processors. The plurality of processors in the parallel computing system receive the system clock signal including the encoded command, and adjusts power dissipation according to the encoded command. | 10-18-2012 |
20130031418 | TESTING AND OPERATING A MULTIPROCESSOR CHIP WITH PROCESSOR REDUNDANCY - A system and method for improving the yield rate of a multiprocessor semiconductor chip that includes primary processor cores and one or more redundant processor cores. A first tester conducts a first test on one or more processor cores, and encodes results of the first test in an on-chip non-volatile memory. A second tester conducts a second test on the processor cores, and encodes results of the second test in an external non-volatile storage device. An override bit of a multiplexer is set if a processor core fails the second test. In response to the override bit, the multiplexer selects a physical-to-logical mapping of processor IDs according to one of: the encoded results in the memory device or the encoded results in the external storage device. On-chip logic configures the processor cores according to the selected physical-to-logical mapping. | 01-31-2013 |
Shawn Haring, Flint, MI US
Patent application number | Description | Published |
---|---|---|
20090212546 | BALL RAMP CLAMPING MECHANISM - A clamping mechanism having a static plate and a dynamic plate rotatable about a transverse axis relative to the static plate is disclosed. The static plate defines a plurality of static lifting ramps, and the dynamic plate defines a plurality of dynamic lifting ramps opposing the static lifting ramps. A roller is disposed between each opposing pair of the static lifting ramps and dynamic lifting ramps. The rollers move between a raised position and a recessed position in response to rotation of the dynamic plate relative to the static plate between a lock position and a release position. The lifting ramps are arranged in a spiral configuration relative to each other, with the dynamic lifting ramps substantially transverse to the static lifting ramps to force radial movement of the rollers relative to the transverse axis during rotational movement of the dynamic plate relative to the static plate. | 08-27-2009 |
Shawn A. Haring, Flint, MI US
Patent application number | Description | Published |
---|---|---|
20080202276 | ADJUSTABLE STEERING COLUMN ASSEMBLY - A steering column assembly having a column jacket defining a longitudinal axis and moveable in a telescoping direction and a tilting direction is disclosed. A first bracket defines a telescoping slot having a first tooth rack extending parallel to the longitudinal axis. A second bracket defines a tilting slot having a second tooth rack extending transverse to the telescoping slot. A first locking member and a second locking member are moveable along a pivot axis transverse the longitudinal axis between a locked position and an unlocked position. The locking members have a first locking surface parallel to the longitudinal axis and a second locking surface transverse to the longitudinal and pivot axes. The locking surfaces are disposed in the telescoping and tilting slots, respectively when in the locked position such that the locking surfaces engage the first and second tooth racks, respectively for preventing movement of the column jacket. | 08-28-2008 |
20140377031 | SELF-LOCKING INSERT - A self-locking insert and a linear actuator having a self-locking insert are provided. The self-locking insert includes an insert body having an outer surface, a bore extending through the insert body, the bore defining an inner surface, a self-locking feature configured to engage a holder to retain the self-locking insert in a predetermined position, and a de-lashing feature configured to interference fittingly engage the holder. | 12-25-2014 |
Sherri Lynne Haring, Santan Valley, AZ US
Patent application number | Description | Published |
---|---|---|
20110180103 | Multi-Purpose Wet or Dry Cleaning Apparatus - The device is a simple system for multipurpose cleaning of difficult areas. This system is comprised of an absorbent cleaning material covering a foamed polymer structure that is attached to a base structure. The fabric collects loose material, provides some abrasive to remove solid deposits, and can be used dry or saturated with a liquid cleaning solution. This cleaning structure, the cleaning material and foamed polymer structure will be attached to a polymer or metallic handle so that a person can reach and clean difficult areas above and below themselves. This handle may be extendable so that any person can reach and adequately clean distant surfaces. This apparatus allows the user to reach and easily clean areas previously overlooked because of difficulty. | 07-28-2011 |
Steve M. Haring, Wichita, KS US
Patent application number | Description | Published |
---|---|---|
20130192509 | COVERLESS TOWABLE STRAP SYSTEM - A coverless towable is provided having a towing strap system that encircles the towable structure and comprises retention loops welded to the structure sides to retain a nylon webbing strap which is threaded through retention loops around circumference of towable to spread out the pull load. | 08-01-2013 |
Steven M. Haring, Ooltewah, TN US
Patent application number | Description | Published |
---|---|---|
20100270895 | KITCHEN APPLIANCE HAVING FLOATING GLASS PANEL - A kitchen appliance includes a door having an outer panel portion and an inner panel portion, with a plurality of mounting members being spaced about the outer panel portion of the door. A glass panel assembly, including a glass panel and a plurality of mounting elements, is detachably mounted to the door through the interengagement of the plurality of mounting elements with the plurality of mounting members. The mounting elements are adhesively secured to the glass panel. Neither the plurality of mounting members nor the plurality of mounting elements are readily visible normally when viewing the kitchen appliance such that the glass panel appears to float relative to the door. | 10-28-2010 |
Stuart J. Haring, West Fargo, ND US
Patent application number | Description | Published |
---|---|---|
20100227392 | Use of RPA32, RPA4, and RPA4/RPA32 Hybrid Polypeptides and Polynucleotides for Assessing and Modulating Cell Proliferation - Disclosed are polynucleotides and polypeptides that are useful for assessing and modulating cell proliferation. The polynucleotides may comprise coding regions for RPA4 and RPA4/RPA32 hybrid polypeptides. The polynucleotides may be used in gene vectors for modulating cell proliferation in a patient in need thereof. Diagnostic methods related to assaying RPA4 expression in test samples in order to detect proliferating or cancerous cells also are disclosed. | 09-09-2010 |