Manojkumar
Manojkumar Achalpurkar, Pune, Maharashtra IN
Patent application number | Description | Published |
---|---|---|
20160122629 | PROPPANTS FOR SUBTERRANEAN FORMATIONS AND METHODS OF USING THE SAME - The present disclosure relates to proppants for the treatment of subterranean formations, and methods of using the same. In various embodiments, the present invention provides a proppant for treatment of a subterranean formation, wherein the proppant is polymeric and includes polyetherimide (PEI). Various embodiments also provide methods of using the polymeric proppant, including for deposition of proppants, stimulating production, fracturing, sand control, and combinations thereof. | 05-05-2016 |
Manojkumar Poonoth, Mannheim DE
Patent application number | Description | Published |
---|---|---|
20160122327 | STROBILURIN TYPE COMPOUNDS FOR COMBATING PHYTOPATHOGENIC FUNGI - The present invention relates to novel strobilurine type compounds I, processes for preparing these compounds, a use of compounds of the formula I and/or their agriculturally useful salts for controlling phytopathogenic fungi, to compositions comprising at least one such compound, to plant health applications, and to seeds coated with at least one such compound. | 05-05-2016 |
Manojkumar Pyla, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20080313442 | DEBUGGING TECHNIQUES FOR A PROGRAMMABLE INTEGRATED CIRCUIT - Techniques for debugging a programmable integrated circuit are described. Embodiments include steps of initiating instruction-cache-misses in the integrated circuit using a remote computer executing a test program; substituting, during an instruction-cache-miss event, instructions in the application program with test instructions provided by the test program; and debugging the integrated circuit based on analysis of its responses to the test instructions. In exemplary applications, such techniques are used for debugging graphics processors of wireless communication system-on-chip devices, among other programmable integrated circuit devices. | 12-18-2008 |
20120047402 | Method and Apparatus for Monitoring Interrupts During a Power Down Event at a Processor - In a particular embodiment, a method of monitoring interrupts during a power down event at a processor includes activating an interrupt monitor to detect interrupts. The method also includes isolating an interrupt controller of the processor from the interrupt monitor, where the interrupt controller shares a power domain with the processor. The method also includes detecting interrupts at the interrupt monitor during a power down time period associated with the power down event. | 02-23-2012 |
20130039133 | Data Storage for Voltage Domain Crossings - According to an embodiment, an apparatus includes a data storage device. Data to be stored in the data storage device is level shifted from a first voltage domain to a second voltage domain prior to being stored within the data storage device. The data storage device is powered by the second voltage domain. The apparatus further includes a circuit that is powered by the second voltage domain and that is responsive to data output by the data storage device. | 02-14-2013 |
20130182515 | DUAL-VOLTAGE DOMAIN MEMORY BUFFERS, AND RELATED SYSTEMS AND METHODS - Dual-voltage domain memory buffers, and related systems and methods are disclosed. To reduce area needed for voltage level shifters for voltage level shifting, latch banks are provided in a voltage domain of memory buffer read circuitry, separate from the voltage domain of a write data input to the latch banks. A write data input voltage level shifter is disposed between the write data input and the latch banks to voltage level shift write data on the write data input to the voltage domain of the latch banks. In this manner, voltage level shifters are not required to voltage level shill the latch bank outputs, because the latch banks are in the voltage domain of the memory buffer read circuitry. In this manner, semiconductor area that would otherwise be needed for the voltage level shifters to voltage level shift latch bank outputs is not required. | 07-18-2013 |
20130346705 | Cache Memory with Write Through, No Allocate Mode - In a particular embodiment, a method of managing a cache memory includes, responsive to a cache size change command, changing a mode of operation of the cache memory to a write through/no allocate mode. The method also includes processing instructions associated with the cache memory while executing a cache clean operation when the mode of operation of the cache memory is the write through/no allocate mode. The method further includes after completion of the cache clean operation, changing a size of the cache memory and changing the mode of operation of the cache to a mode other than the write through/no allocate mode. | 12-26-2013 |
Manojkumar Ramanunninair, Ossining, NY US
Patent application number | Description | Published |
---|---|---|
20120015346 | INFLUENZA VIRUS DETECTION AND DIAGNOSIS - The invention discloses compositions comprising nucleic acid(s) for rapid detection, identification, differentiation, and/or diagnosis of certain Influenza virus A subtypes, e.g., H1N1, H3N2 and A(2009 H1N1)pdm, and methods of use thereof, e.g., Short-run RT-PCR, including an RT-PCR assay kit, comprising the disclosed composition(s). | 01-19-2012 |
Manojkumar Saranathan, Rochester, MN US
Patent application number | Description | Published |
---|---|---|
20080224697 | METHOD AND APPARATUS FOR ENHANCED MAGNETIC PREPARATION IN MR IMAGING - The present invention provides a system and method of enhanced magnetic preparation in MR imaging. An imaging technique is disclosed such that k-space is segmented into a number of partitions, wherein the central regions of k-space is acquired prior to the periphery of k-space. The imaging technique also includes the application of magnetic preparation pulses at a variable rate. In this regard, the rate of application of magnetic preparations pulses is varied as a function of the distance from the center of k-space. The amplitude of the magnetic preparation pulses is also varied based on the incremental distance of a partition from the center of k-space. | 09-18-2008 |
20100052681 | SYSTEM AND METHOD OF ANGULAR ELLIPTIC CENTRIC VIEW ORDERING FOR 3D MR ACQUISITIONS - A method of magnetic resonance (MR) imaging includes segmenting a k | 03-04-2010 |
20130131492 | METHOD AND APPARATUS FOR AUTOMATED TRACKING OF VESSEL MOVEMENT USING MR IMAGING - A system and method is disclosed for tracking a moving object using magnetic resonance imaging. The technique includes acquiring a scout image scan having a number of image frames and extracting non-linear motion parameters from the number of image frames of the scout image scan. The technique includes prospectively shifting slice location using the non-linear motion parameters between slice locations while acquiring a series of MR images. The system and method are particularly useful in tracking coronary artery movement during the cardiac cycle to acquire the non-linear components of coronary artery movement during a diastolic portion of the R-R interval. | 05-23-2013 |
Manojkumar Saranathan, Redwood City, CA US
Patent application number | Description | Published |
---|---|---|
20160132746 | METHOD FOR RAPID-MULTICONTRAST BRAIN IMAGING - A method for providing an image of a subject is provided. The plurality of Cartesian points is divided into a first group and a second group, wherein all of the Cartesian points in the first group have a k | 05-12-2016 |