Lu, Hsinchu
Chang-Ming Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120037952 | LIGHT EMITTING DIODE AND FABRICATING METHOD THEREOF - A light emitting diode and a fabricating method thereof are provided. A first-type semiconductor layer, a light emitting layer and a second-type semiconductor layer with a first surface are sequentially formed a substrate. Next, the first surface is treated during a surface treatment process to form a current-blocking region which extends from the first surface to the light emitting layer to a depth of 1000 angstroms. Afterward, a first electrode is formed above the current-blocking region of the second-type semiconductor layer, and a second electrode is formed to electrically contact to the first-type semiconductor layer. Since the current-blocking region is formed with a determined depth within the second-type semiconductor layer, the light extraction efficiency of the light emitting diode may be increased. | 02-16-2012 |
Chao Liang Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090059112 | Liquid Crystal Display Device, Driving Circuit, and Connection Repairing Method Thereof - A liquid crystal display device, drive circuit, and repair method thereof are provided. The drive circuit includes a plurality of signal lines and a plurality of drivers connected with the signal lines. The drivers have an ordering sequence. Each of the drivers includes a first amplifier and a second amplifier. Each of the first amplifier and the second amplifier includes an input terminal and an output terminal. The output terminal of the first amplifier of each of the driver is coupled to the input terminal of the first amplifier of the next stage driver according to the ordering sequence. The output terminal of the second amplifier of each driver is coupled to the input terminal of the second amplifier of the next stage driver according to the ordering sequence. | 03-05-2009 |
20110193842 | LIQUID CRYSTAL DISPLAY AND METHODS OF DRIVING SAME - A liquid crystal display (LCD) and methods of driving same. In one embodiment, the LCD) includes a plurality of gate lines, {G | 08-11-2011 |
Charng-Shing Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100035066 | DOUBLE-SIDED METAL CLAD LAMINATE AND FABRICATION METHOD THEREOF - The invention discloses double-sided metal clad laminates and fabrication methods thereof. A plurality of polyamic acid coatings is co-extruded on a first metal foil and heat imidization to provide a multilayer polyimide film. A second metal foil is hot pressed on the multilayer polyimide film, thus providing a double-sided metal clad laminate. The polyamic acid coatings include a first, a second, and a third polyamic acid coating with surface tensions of S1, S2, and S3, respectively, satisfying relations of S1>S2>S3, wherein the first polyamic acid coating is the coating directly applied on the first metal foil. | 02-11-2010 |
20110054124 | POLYAMIC ACID RESIN COMPOSITION AND METHOD FOR FORMING POLYIMIDE RESIN - Additives of a polyamic acid resin composition are disclosed, including an ester-phenol compound, an imidazole compound, and a heterocyclic aromatic amine compound other than the imidazole compound. The high cyclization temperature and long cyclization period of conventional polyamic acid resin compositions can be lowered and shorten by the additives of the invention. In addition, a metal foil and the polyimide resin formed from the cyclization have excellent adhesive strength, high flat degree, and excellent electrical property | 03-03-2011 |
Cheng-Kuang Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100152858 | Structure improvement of orthopaedic implant - A structure improvement of orthopaedic implant includes a tibial baseplate, a tibial insert, and a reinforcement. The tibial baseplate forms a recess having a bottom that has a central portion defining a through hole extending through the tibial baseplate. The through hole has a top circumference that defines a circumferential groove extending outward. The tibial insert has a bottom forming a projection corresponding to the recess of the tibial baseplate for press-fitting to the tibial baseplate. A support is formed on at a central portion of a top of the tibial insert and defines a bore that extends through the tibial insert. The tibial insert forms two curved surfaces on opposite sides of the support to support contact and rolling. The reinforcement is inset in the tibial insert and includes a sleeve and a bolt. | 06-17-2010 |
20130304222 | Structure Improvement Of Orthopaedic Implant - A structure improvement of orthopaedic implant for connecting a distal femur and a proximal tibia, and a stem was implanted into the proximal tibia, inwhich formed to allow inter-engagement between the stem of the tibia and the structure improvement of orthopaedic implant. The structure improvement of orthopaedic implant includes a tibial baseplate, a tibial insert, and a reinforcement. The tibial baseplate forms a recess having a bottom that has a central portion defining a through hole extending through the tibial baseplate. The tibial insert includes a support, a through region, and a projection, wherein an end of the tibial insert forming the projection corresponding to the recess of the tibial baseplate for press-fitting to the tibial baseplate. The reinforcement is inset in the tibial insert and includes a sleeve and a bolt. As such, the advantages of stable coupling includes force resistance, avoids insert loosening then extends prosthetic longevity. | 11-14-2013 |
Chen-Wei Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20110001038 | IMAGE SENSOR DEVICE WITH SILICON MICROSTRUCTURES AND FABRICATION METHOD THEREOF - An image sensor device is disclosed. The image sensor device includes a semiconductor substrate having a first pixel region and a second pixel region. A first photo-conversion device is disposed within the first pixel region of the semiconductor substrate to receive a first light source. A second photo-conversion device is disposed within the second pixel region of the semiconductor substrate to receive a second light source different from the first light source. The surface of the semiconductor substrate corresponding to the first photo-conversion device and the second photo-conversion device has a first microstructure and a second microstructure, respectively, permitting a reflectivity of the first pixel region with respect to the first light source to be lower than a reflectivity of the second pixel region with respect to the first light source. The invention also discloses a fabrication method of the image sensor device. | 01-06-2011 |
Chia-Ching Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080307236 | METHOD AND APPARATUS FOR PASSWORD OUTPUT - A method and an apparatus for account and/or password output are disclosed. In the present invention, a hot-key corresponding to an account and/or a password is set in advance. By entering the hot-key, the related account and/or password is transferred and login automatically, thus the purpose of making login more conveniently is achieved. Besides, the present invention combines various input device to make the way of setting hot-key become more diversely, therefore security of password login is also enhanced. | 12-11-2008 |
20090169188 | Apparatus and method for fan auto-detection - An apparatus for detecting a type of fan and controlling the fan, the fan providing during operation a tachometer signal indicating a speed of the fan, the apparatus includes: a direct current (DC) generator for coupling to the fan and configured to provide a first voltage to the fan; a resistor for providing, while the DC generator provides the first voltage, a sensed voltage relating to the type of the fan, wherein the resistor is connected to a reference voltage and for coupling to a pulse-width modulation (PWM) control terminal of the fan; an input judgment component coupled to the resistor to receive the sensed voltage, the input judgment component being configured to determine whether the fan is a 4-wire PWM fan with an internal pull-up resistor based on the sensed voltage and to provide a judgment signal indicating the determination; a PWM generator coupled to the input judgment component to receive the judgment signal, the PWM generator being configured to provide to the fan a PWM control signal to control the fan if the judgment signal indicates that the fan is the 4-wire PWM fan with an internal pull-up resistor; and a tachometer coupled to the DC generator and the PWM generator, the tachometer being configured to receive the tachometer signal to detect a change in the speed of the fan. | 07-02-2009 |
Chia-Ling Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090273033 | ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT - An ESD protection circuit including a substrate of a first conductivity type, an annular well region of a second conductivity type, two first regions of the first conductivity type and at least one transistor of the second conductivity type is provided. The annular well region is disposed in the substrate. The first regions are disposed in the substrate and surrounded by the annular well region. The at least one transistor is disposed on the substrate between the first regions and including a source, a gate, and a drain. The annular well region and the drain are coupled to a first voltage source. The source and one of the first regions are coupled to a second voltage source, and the other of the first regions is coupled to a substrate triggering circuit. | 11-05-2009 |
Chi-Chang Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100253365 | FAULT DETECTION CIRCUIT - A fault detection circuit connects to and determines the occurrence of failure in an inverter circuit. The inverter circuit comprises three outputs to connect three groups of lamps respectively, and the fault detection circuit comprises a magnetic unit and a signal detection unit. The magnetic unit comprises first, second and third flux generating windings electrically connected to the three outputs of the inverter circuit, and a flux detection winding. If no fault occurs on the outputs of the inverter circuit, total flux generated by the flux generating windings is cancelled out. As long as any fault occurs on the outputs of the inverter circuit, flux generated by the flux generating windings cannot be canceled out, and the flux detection winding is electromagnetically coupled accordingly and driven by the generated flux to output a coupling signal, based on which the signal detection unit generates an alert signal accordingly. | 10-07-2010 |
Chieh-Lien Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20110187240 | Piezoelectronic device and method of fabricating the same - A piezoelectronic device and a method of fabricating the same are disclosed. The piezoelectronic device of the present invention comprises: a plurality of carbon nanotubes; at least one piezoceramic layer covering the plurality of carbon nanotubes; and a supporting material for supporting the carbon nanotubes and disposed between the carbon nanotubes, the supporting layer being coated with at least one piezoceramic layer, wherein the plurality of carbon nanotubes is arranged in a comb-shape. The piezoelectronic device of the present invention is advantageous in having excellent elasticity (durability) and excellent piezoelectronical property. The induced current obtained from the piezoelectronic device of the present invention is about 1.5 μA or above as well as induced voltage being over 1V when the size of the piezoelectronic block is 2.5 mm×1 mm×1 mm (length×width×height). | 08-04-2011 |
20110214264 | PIEZOELECTRONIC DEVICE AND METHOD OF FABRICATING THE SAME - A piezoelectronic device and a method of fabricating the same are disclosed. The piezoelectronic device of the present invention comprises: a plurality of carbon nanotubes; at least one piezoceramic layer covering the plurality of carbon nanotubes; and a supporting material for supporting the carbon nanotubes and disposed between the carbon nanotubes, the supporting layer being coated with at least one piezoceramic layer, wherein the plurality of carbon nanotubes is arranged in a comb-shape. The piezoelectronic device of the present invention is advantageous in having excellent elasticity (durability) and excellent piezoelectronical property. The induced current obtained from the piezoelectronic device of the present invention is about 1.5 μA or above as well as induced voltage being over 1V when the size of the piezoelectronic block is 2.5 mm×1 mm×1 mm (length×width×height). | 09-08-2011 |
Chih-Jen Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090059901 | VOIP network phone forwarding device and application thereof - A VOIP network phone forwarding device is used to forward a call of an extension to a dual-mode mobile terminal. The VOIP network phone forwarding device comprises a wireless network module, a network interface, a phone connection interface, and a processor. The wireless network module connects to a wireless network for signal transmission with the dual-mode mobile terminal via the wireless network. The network interface is coupled to a modem device for connecting to the Internet. The phone connection interface is coupled to a PBX, which is further coupled to several extensions. The processor is coupled to all the above components. When a dialing source dials a phone call to an extension, the processor forwards this call to the dual-mode mobile terminal via the wireless network or the Internet so that a user can answer this call. A mobile extension communication architecture can thus be realized to let users be able to answer any phone call anytime, anywhere. | 03-05-2009 |
Chih-Shiun Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100194615 | Apparatus For Converting MEMS Inductive Capacitance - An apparatus for converting MEMS inductive capacitance to digital is provided, for converting the induced analog voltage of MEMS element into digital signal. The apparatus includes an ADC, a reference voltage circuit and a controller. With the integral circuit and the comparator of the ADC and the reference voltages generated by the reference voltage circuit, the apparatus of the present invention uses the switch signals generated by the controller to generate digital signals. The present invention can also be integrated with MEMS element into a single chip to achieve single-chip MEMS. | 08-05-2010 |
20100231429 | DIRECT CAPACITANCE-TO-DIGITAL CONVERTER - A direct capacitance-to-digital converter is provided, including a plurality of switches, an ADC, a reference voltage circuit and a trigger unit. By using trigger unit to control a plurality of switches, and combining the reference voltages outputted by the reference voltage circuit, the converter can directly sense the external to-be-measured capacitor and related stray capacitor, and directly convert the capacitance of the to-be-measured capacitor into accurate digital signal. The present invention can be integrated with other sensors into a single chip to form an integrated direct capacitance-to-digital converter. | 09-16-2010 |
Chi-Pin Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090008703 | NON-VOLATILE MEMORY CELL AND FABRICATING METHOD THEREOF - A super-silicon-rich oxide (SSRO) non-volatile memory cell includes a gate conductive layer on a substrate, a source/drain in the substrate at respective sides of the gate conductive layer, a tunneling dielectric layer between the gate conductive layer and the substrate, a SSRO layer serving as a charge trapping layer between the gate conductive layer and the tunneling dielectric layer, and an upper-dielectric layer between the gate conductive layer and the SSRO layer. | 01-08-2009 |
20090061609 | METHODS OF FORMING NITRIDE READ ONLY MEMORY AND WORD LINES THEREOF - A method of forming word lines of a memory includes providing a substrate and forming a conductive layer on the substrate. A metal silicide layer is formed on the conductive layer, and a mask pattern is formed on the metal silicide layer. A mask liner covering the mask pattern and the surface of the metal silicide layer is formed on the substrate to shorten distances between the word line regions. An etching process is performed on the mask liner and the mask pattern until the partial surface of the metal silicide layer is exposed. The metal silicide layer and the conductive layer are etched to form word lines by utilizing the mask liner and the mask pattern as a mask. A silicon content of the metal silicide layer must be less than or equal to 2 for reducing a bridge failure rate between the word lines. | 03-05-2009 |
20100059809 | NON-VOLATILE MEMORY AND METHOD OF FABRICATING THE SAME - A method of fabricating a non-volatile memory is provided. First, a bottom oxide layer is formed on a substrate. Thereafter, a silicon-rich nitride layer is formed on the bottom oxide layer by using NH | 03-11-2010 |
20100252878 | NON-VOLATILE MEMORY CELL - A super-silicon-rich oxide (SSRO) non-volatile memory cell includes a gate conductive layer on a substrate, a source/drain in the substrate at respective sides of the gate conductive layer, a tunneling dielectric layer between the gate conductive layer and the substrate, a SSRO layer serving as a charge trapping layer between the gate conductive layer and the tunneling dielectric layer, and an upper-dielectric layer between the gate conductive layer and the SSRO layer. | 10-07-2010 |
Chi Wei Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120261686 | LIGHT-EMITTING ELEMENT AND THE MANUFACTURING METHOD THEREOF - A light-emitting element includes: a carrier; an adhesive layer formed on the carrier; and a plurality of light-emitting units disposed separately on the conductive adhesive layer, wherein each of the light-emitting units includes a first semiconductor layer, a light-emitting layer surrounding the first semiconductor layer, a second semiconductor layer surrounding the light-emitting layer; and a conductive structure connecting the first semiconductor layers of the light-emitting units to each other. | 10-18-2012 |
Chun-Te Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080315800 | Illumination brightness and color control system and method therefor - An illumination brightness and color control system and method therefor are provided. A broadband light source monitor senses and samples a point light source for a luminous intensity signal value. Then, a corrected current value is computed based on a difference between the luminous intensity signal value and a target brightness/color value, and a driving current generated by a light source driver to drive the point light source is adjusted according to the corrected current value. | 12-25-2008 |
Chun Yi Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120127129 | Optical Touch Screen System and Computing Method Thereof - An optical touch screen system includes a sensing device and a processing unit. The sensing device includes first and second sensors, each generating an image. The images include the image information of a plurality of objects. The processing unit generates a plurality of candidate coordinates according to the image information and selects a portion of the candidate coordinates as output coordinates according to an optical feature of the image information. | 05-24-2012 |
20130176215 | POSITIONING SIGNAL TRANSMITTER MODULE AND ELECTRONIC PRODUCT WITH CURSOR-CONTROLLABLE FUNCTION - A positioning signal transmitter module, adapted to use with a cursor-controlling device corporately for a cursor controlling, includes a light-guide element and at least one light source. The light-guide element has a light-emission surface and at least one light-incidence surface adjacent to the light-emission surface. The light source is disposed beside the light-incidence surface(s), and each light source is configured to provide a light signal to its corresponding light-incidence surface. The light signal emits out from the light-emission surface. Moreover, an electronic product with a cursor-controllable function using the aforementioned positioning signal transmitter module is also provided. | 07-11-2013 |
20130264462 | OPTICAL TOUCH APPARATUS AND OPTICAL SENSOR MODULE THEREOF - An optical touch apparatus includes a sensing region, a first and a second light emitting assemblies and a first and a second light sensor devices. The first and second light emitting assemblies are disposed in an edge of the sensing region. The first and second light emitting assemblies include a light emitting device and an optical cover including a light incidence, light emission and reflection parts, which defines a space for accommodating the light emitting device. The light from the light emitting device is emitted into and out from the optical cover sequentially through the light incidence and emission parts. The reflection part is connected between the light incidence and emission parts and for reflecting the light from the light emitting device. The first and second light sensor devices overlay the light emitting devices of the first and second light emitting assemblies, respectively. An optical sensor module is also provided. | 10-10-2013 |
20130265283 | OPTICAL OPERATION SYSTEM - An optical operation system includes an image sensing apparatus and a processing circuit. The image sensing apparatus is disposed at an edge of an operation plane and includes a first sensing array and a second sensing array. The first sensing array is configured to capture images at a first height above the operation plane and accordingly generate a first output signal. The second sensing array is configured to capture images at a second height above the operation plane and accordingly generate a second output signal; wherein the first height is greater than the second height. The processing circuit is electrically connected to the image sensing apparatus and configured to receive the first output signal and the second output signal and accordingly generate a first control command and a second control command, respectively. | 10-10-2013 |
Ding-Chung Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080286938 | Semiconductor device and fabrication methods thereof - A method for packaging a semiconductor device disclosed. A substrate comprising a plurality of dies, separated by scribe line areas respectively is provided, wherein at least one layer is overlying the substrate. A portion of the layer within the scribe lines area is removed by photolithography and etching to form openings. The substrate is sawed along the scribe line areas, passing the openings. In alternative embodiment, a first substrate comprising a plurality of first dies separated by first scribe line areas respectively is provided, wherein at least one first structural layer is overlying the first substrate. The first structural layer is patterned to form first openings within the first scribe line areas. A second substrate comprising a plurality of second dies separated by second scribe line areas respectively is provided, wherein at least one second structural layer is overlying the substrate. The second structural layer is patterned to form second openings within the second scribe line areas. The first substrate and the second substrate are bonded to form a stack structure. The stack structure is cut along the first and second scribe line areas, passing the first and second openings. | 11-20-2008 |
Hang Chun Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120223793 | Inductor having greater current - An inductor includes a base member having an upper channel which has a height “H” greater than a width “W” of the upper channel of the base member, a conductive member includes a conductive plate engaged into the upper channel of the base member, and a top member is attached onto the base member and engaged with the base member for solidly retaining the conductive member between the top member and the base member. The conductive member includes one or more side plates extended from the conductive plate for engaging onto the end portion of the base member. The side plate includes an upper panel and a lower panel which has a width “D” greater than a width “d” of the upper panel. | 09-06-2012 |
20120280778 | Inductor having different currents for different loads - An inductor includes a base device having a channel, a conductive device having a conductive element engaged into the channel of the base device and having two terminals, and a top device attached onto the base device and engaged with the base device, the top device includes two or more top members engaged with each other. The conductive device includes two side elements extended from the conductive element for engaging onto two end portions of the base device, and the terminals of the conductive device are extended from the side elements of the conductive device respectively. The base device includes a slot for receiving or engaging with the terminals of the side elements. | 11-08-2012 |
20130207764 | INDUCTOR FOR SURFACE MOUNTING - An inductor includes a base device having a parallelepiped chamber formed by two side surfaces and two end surfaces, a parallelepiped conductive device engaged into the parallelepiped chamber of the base device and having a parallelepiped compartment and having two terminals engaged onto an upper surface of the base device, and a core engaged into the parallelepiped compartment of the conductive device. The conductive device is planar and includes a rectangular cross section having a reduced dimension or structure for allowing the inductor to be easily and quickly and attached onto the surfaces of the electric circuit boards with surface mount devices. | 08-15-2013 |
Hsiao-Tzu Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080233661 | Methods and Systems For Lithography Alignment - Methods and systems for lithographically exposing a substrate based on a curvature profile of the substrate. | 09-25-2008 |
20090081591 | METHOD FOR PATTERNING A PHOTOSENSITIVE LAYER - The method of patterning a photosensitive layer includes providing a substrate including a first layer formed thereon, treating the substrate including the first layer with cations, forming a first photosensitive layer over the first layer, patterning the first photosensitive layer to form a first pattern, treating the first pattern with cations, forming a second photosensitive layer over the treated first pattern, patterning the second photosensitive layer to form a second pattern, and processing the first layer using the first and second patterns as a mask. | 03-26-2009 |
20120114872 | METHOD FOR PATTERNING A PHOTOSENSITIVE LAYER - The method of patterning a photosensitive layer includes providing a substrate including a first layer formed thereon, treating the substrate including the first layer with cations, forming a first photosensitive layer over the first layer, patterning the first photosensitive layer to form a first pattern, treating the first pattern with cations, forming a second photosensitive layer over the treated first pattern, patterning the second photosensitive layer to form a second pattern, and processing the first layer using the first and second patterns as a mask. | 05-10-2012 |
20120293782 | Methods and Systems for Lithography Alignment - Methods and systems for lithographically exposing a substrate based on a curvature profile of the substrate. | 11-22-2012 |
20130164686 | Method for Patterning a Photosensitive Layer - The method of patterning a photosensitive layer includes providing a substrate including a first layer formed thereon, treating the substrate including the first layer with cations, forming a first photosensitive layer over the first layer, patterning the first photosensitive layer to form a first pattern, treating the first pattern with cations, forming a second photosensitive layer over the treated first pattern, patterning the second photosensitive layer to form a second pattern, and processing the first layer using the first and second patterns as a mask. | 06-27-2013 |
20130200461 | Semiconductor Device and Method of Forming the Same - A semiconductor device and method for fabricating a semiconductor device is disclosed. An exemplary semiconductor device includes a semiconductor substrate including a first device disposed in a first device region, the first device including a first gate structure, first gate spacers formed on the sidewalls of the first gate structure, and first source and drain features and a second device disposed in a second device region, the second device including a second gate structure, second gate spacers formed on the sidewalls of the second gate structure, and second source and drain features. The semiconductor device further includes a contact etch stop layer (CESL) disposed on the first and second gate spacers and interconnect structures disposed on the first and second source and drain features. The interconnect structures are in electrical contact with the first and second source and drain features and in contact with the CESL. | 08-08-2013 |
Hsin-Hsien Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080233839 | Polisher for chemical mechanical planarization - Embodiments of a polisher for chemical mechanical planarization. The polisher includes a polishing pad structure containing a first reactant therein, and a second reactant in a polishing environment over the polishing pad structure. The first reactant and the second reactant react endothermically upon contact when polishing a wafer surface between the polishing pad structure and the polishing environment. | 09-25-2008 |
Hsin-Hung Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100034964 | Method of increasing beta-phase content in a conjugated polymer useful as a light emitting layer in a polymer light emitting diode - A simple and efficient method for transforming conformation of parts of chains in the amorphous phase in a conjugated polymer to extended conjugation length (termed as β phase) is disclosed. The β phase acts as a dopant and can be termed self-dopant. The generated self-dopant in the amorphous host allows an efficient energy transfer and charge trapping to occur and leads to more balanced charge fluxes and more efficient charge recombination. For example, a polyfluorene film was dipped into a mixed solvent/non-solvent, tetrahydrofuran/methanol in volume ratio of 1:1, to generate a β-phase content up to 1.32%. A polymer light emitting diode with the dipped polyfluorene film as a light emitting layer therein provides a more pure and stable blue-emission (solely from the self-dopant) with CIE color coordinates x+y<0.3 and a performance of 3.85 cd A | 02-11-2010 |
Hsueh-Jung Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090109506 | DOUBLE-SIDE SCANNING DEVICE - A double-side scanning device includes glass platforms having an upper glass platform and a lower glass platform separated apart form each other to define a sheet-passage. Each of the glass platforms is divided into a scanning area and a light penetrating area. Light sources include a first light source disposed beneath the scanning area of the lower glass platform and a second light source disposed above the scanning area of the upper glass platform. Reflectors include first reflectors arranged beneath the lower glass platform and second reflectors arranged above the upper glass platform. A prism mounted at a side of the light penetrating areas of the glass platforms has at least two reflex surfaces for respectively receiving the image incident light from the first reflectors and the second reflectors. A lens is mounted at back of the prism. And an image-gathering device is disposed at back of the lens. | 04-30-2009 |
20090185395 | BACK-LIGHT MODULE - A back-light module includes a light-guiding plate and a light source. The light-guiding plate has a lateral inlet surface. The light source is arranged at one side of the lateral inlet surface. The light source has a plurality of light-emitting diodes which are disposed in a line and at interval. A gap is formed between the adjacent light-emitting diodes. The lateral inlet surface dispose a plurality of convex lenses, each of the convex lenses has a convex surface facing to the corresponding gap between the adjacent light-emitting diodes. | 07-23-2009 |
I-Cheng Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090236755 | CHIP PACKAGE STRUCTURE - A chip package structure is provided. The chip package structure comprises a first substrate, a second substrate and a plurality of chips. Therein, one of the chips is connected to the first substrate and electrically connected to the first substrate through a via hole of the first substrate. Thereby, the second substrate does not need the via hole for electrical connection of chips and thus, the surface thereof is adapted to remain intact to allow for the disposition of conductive balls throughout the surface. | 09-24-2009 |
I-Pei Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120118736 | LIQUID DIELECTROPHORETIC DEVICE AND METHOD FOR CONTROLLABLY TRANSPORTING A LIQUID USING THE SAME - A liquid dielectrophoretic device comprises: a first container unit defining a first micro containing space including an electrode pair for generating a dielectrophoretic force; a second container unit defining a second micro containing space and including an electrode pair for generating a dielectrophoretic force; and a fluid channel unit defining a micro-channel between the first and second micro containing spaces and including an electrode pair having a middle region layer that has first and second enlarged sections and a middle section disposed between the first and second enlarged sections. The first and second enlarged sections are enlarged gradually from the middle section to the first and second micro containing spaces. A method for controllably transporting a liquid using the liquid dielectrophoretic device is also disclosed. | 05-17-2012 |
Jung-Chi Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120097968 | MULTILAYER SUBSTRATE HAVING GALLIUM NITRIDE LAYER AND METHOD FOR FORMING THE SAME - The present invention provides a method for forming a multilayer substrate having a gallium nitride layer, wherein a mesh layer having a plurality of openings is formed on a substrate, and a buffer layer, three aluminum gallium nitride layers with different aluminum concentrations and a gallium nitride layer are formed in sequence on the substrate in the openings. The three aluminum gallium nitride layers with different aluminum concentrations are capable of releasing stress, decreasing cracks on the surface of the gallium nitride layer and controlling interior defects, such that the present invention provides a gallium nitride layer with larger area, greater thickness, no cracks and high quality for facilitating the formation of high performance electronic components in comparison with the prior art. The present invention further provides a multilayer substrate having a gallium nitride layer. | 04-26-2012 |
20120298991 | MULTILAYER SUBSTRATE HAVING GALLIUM NITRIDE LAYER AND METHOD FOR FORMING THE SAME - The present invention provides a method for forming a multilayer substrate having a gallium nitride layer, wherein a mesh layer having a plurality of openings is formed on a substrate, and a buffer layer, three aluminum gallium nitride layers with different aluminum concentrations and a gallium nitride layer are formed in sequence on the substrate in the openings. The three aluminum gallium nitride layers with different aluminum concentrations are capable of releasing stress, decreasing cracks on the surface of the gallium nitride layer and controlling interior defects, such that the present invention provides a gallium nitride layer with larger area, greater thickness, no cracks and high quality for facilitating the formation of high performance electronic components in comparison with the prior art. The present invention further provides a multilayer substrate having a gallium nitride layer. | 11-29-2012 |
Kuan Chin Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20110018570 | SELF-CLEANING PACKAGE TESTING SOCKET - The present invention relates to a self-cleaning package testing socket, which comprises a base plate, a surround wall is configured on the periphery of the base plate and surrounding with a central testing tank inside. Two transversal channels respectively disposed at two opposite sides of the surround wall. Each transversal channel comprises a nozzle tube between inlet and outlet; the nozzle tube radially connects two bypass pipes. Herewith, the testing tank through the bypass pipes connected to the nozzle tubes of the transversal channels. Hence, when passing air into one end of the each transversal channel, it will cause the airflow rate inside the nozzle tube to speed up, so that the pressure inside the bypass pipes will reduce, and the testing tank results a vacuum-clean effect. Therefore, the present invention can be on-line self-cleaning the test socket. | 01-27-2011 |
Kuan Hung Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120292395 | INTEGRATED CIRCUIT FILM FOR SMART CARD AND MOBILE COMMUNICATION DEVICE - An integrated circuit film for a smart card, such as a Micro SIM card or a Mini UICC card, is provided. The integrated circuit film includes a flexible print circuit board (FPC) and an integrated circuit chip, and the integrated circuit chip has an ATR (Answer to Reset) signal generating device. When a terminal issues a Reset signal, this Reset signal is sent to the smart card and the ATR signal generating device, respectively via circuits of the FPC, whereby the ATR signal generating device generates ATR signal and send back to the terminal. | 11-22-2012 |
Kun-Yi Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090149653 | Transition metal complexes with carbene ligands and their application - The present invention discloses a transition metal complex having carbene ligands. The disclosed transition metal complex has a structure of a center transition metal surrounded by two identical carbene ligands and one double-chilating ligand which is a nitrogen-contain heteroaryl group compound with pyridyl group. The disclosed transition metal complex can be represented by the following formula: | 06-11-2009 |
20130056716 | TRANSITION METAL CARBENE COMPLEXES AND THE ELECTROLUMINESCENT APPLICATION THEREOF - This invention provides a transition metal carbene complexes and the electroluminescent application thereof. Through employing different N̂N heteroleptic ligand, the transition metal carbene complex can display wide-range color tuning ability from deep blue to red. The mentioned transition metal carbene complex can be applied in luminescent device, and the luminescent device can display wide-range color tuning ability with high luminescent efficiency while employing different N̂N heteroleptic ligand in the transition metal carbene complex. | 03-07-2013 |
Kuo-Cheng Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090261871 | METHOD AND SYSTEM FOR POWER SAVING AND STATE RETENTION IN ELECTRONIC DEVICE - A method and a system for power saving and state retention in an electronic device are provided. The method for power saving and state retention in an electronic device includes recording a state variation of electronic components of a plurality of groups in a second circuit of the electronic device in a variation table stored in memory of a first circuit or the second circuit of the electronic device; before stopping providing power to the second circuit, selecting some groups from the plurality of groups according to the variation table and making a backup of states of electronic components of the selected groups; and after restoring power to the second circuit, restoring the states of electronic components of the selected groups according to states in the backup. | 10-22-2009 |
Ling-Chih Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090251483 | METHOD AND RELATED CIRCUIT FOR COLOR DEPTH ENHANCEMENT OF DISPLAYS - Method and related circuit for color depth enhancement of displays is provided. In an embodiment of the invention, when emulating an interpolated color level between a first and a second color levels the display can display, a color channel component of the first color level and another color channel component of the second color level are selected for color dithering and color depth enhancement. | 10-08-2009 |
20090268961 | COLOR-SATURATION CONTROL METHOD - For performing saturation control of one or more selected colors of the image, respective color values of the selected color(s) are pre-defined. Meanwhile, a specified pixel is selected from the image. Then distance(s) between the color space coordinate of the specified pixel and the color space coordinate(s) of the selected color(s) is (are) calculated. The color values of the specified pixel are thus adjusted depending on comparing results of the distance(s) with corresponding threshold distance(s). | 10-29-2009 |
Maggie Jm Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120294931 | TARGET-AIMING DRUG DELIVERY SYSTEM FOR DIAGNOSIS AND TREATMENT OF CANCER CONTAINING LIPOSOME LABELED WITH PEPTIDES WHICH SPECIFICALLY TARGETS INTERLEUKIN-4 RECEPTORS, AND MANUFACTURING METHOD THEREOF - The present invention relates to a target-aiming drug delivery system for diagnosis and treatment of cancer containing liposome labeled with peptides which specifically targets interleukin-4 receptors, and a manufacturing method thereof. The liposome which contains anticancer drugs labeled with IL4RPep peptides prepared in accordance with the present invention can deliver drugs to cancer cells in which IL-4 receptors are overexpressed by IL4RPep peptides which specifically bind to IL-4 receptors, and the drug delivery can recognize cancer cells specifically by a label. Thus, IL4RPep peptides can increase the effect of drugs only on cancer tissues and at the same time significantly reduce the side effects on normal tissues, which makes possible in vivo(molecular) imaging and early diagnosis of tumors. Therefore, the liposome which contains anticancer drugs labeled with IL4Pep peptides of the present invention can be applied, as the target-aiming drug delivery system, effectively to the diagnosis and treatment of cancers. | 11-22-2012 |
Mei-Ling Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080248142 | Method for preparing and using pest repellent on harvested plants - A method of preparing pest repellent for harvesting plants, a method of processing agricultural harvested products, a method of treating vegetable waste, a method for producing a cleansing composition for pest repellent and a cleansing composition for pest repellent are provided. The method of preparing pest repellant comprises providing plants, collecting parts of the plants, obtaining an extract from the parts of the plants, and applying the extract to the harvested plants. The method for processing agricultural harvested products comprises providing harvested agricultural products, collecting parts of the harvested agricultural products, obtaining an extract from the parts of the harvested agricultural products and applying the extract to clean the harvested agricultural products. | 10-09-2008 |
20090311352 | Method for removing pets from harvested vegetables - A method for removing pests from harvested vegetables has steps of extracting a first portion of harvested vegetables to obtain a vegetable cleanser, and cleaning a second portion of harvested vegetables with the vegetable cleanser, such that pests residing on the second portion of harvested vegetables are removed from the second portion of harvested vegetables, wherein the first portion of harvested vegetables and the second portion of harvested vegetables independently contain vegetables selected from the group consisting of vegetables belonging to the families of Cruciferae, Compositae, Chenopodiaceae and Amaranthaceae. The aforementioned method is effective at removing pests from harvested vegetables and satisfies urgent needs to reduce use of chemical pesticides. | 12-17-2009 |
Po-Yi Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090168420 | Optical element apparatus for two-dimensional controllable localized partition backlight module - The optical element apparatus for two-dimensional controllable localized partition backlight module is disclosed. The optical element apparatus comprises of a plurality of optical units which include a plurality of point light sources, light guides and collimating sheets. The point light source is located at the center of the light guide. The light guide includes the incident surface, the bottom place connecting with the light incident surface, and the light output surface. There are micro structures on the bottom place of the light guide and the top surface of the collimating sheet. | 07-02-2009 |
Shang-Chieh Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20110229013 | METHOD AND SYSTEM FOR MEASURING OBJECT - A method and system for measuring three-dimensional coordinates of an object are provided. The method includes: capturing images from a calibration point of known three-dimensional coordinates by two image-capturing devices disposed in a non-parallel manner, so as for a processing module connected to the image-capturing devices to calculate a beam confluence collinear function of the image-capturing devices; calibrating the image-capturing devices to calculate intrinsic parameters and extrinsic parameters of the image-capturing devices and calculate the beam confluence collinear function corresponding to the image-capturing devices; and capturing images from a target object by the image-capturing devices so as for the processing module to calculate three-dimensional coordinates of the object according to the beam confluence collinear function. In so doing, the method and system enable the three-dimensional coordinates and bearings of a target object to be calculated quickly, precisely, and conveniently. Hence, the method and system are applicable to various operating environments. | 09-22-2011 |
Shen-Feng Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080266400 | Testing system and testing method - A testing system including an image sensor, a transformer, and a display device is disclosed. The image sensor generates an image signal according to a light source. The transformer transforms the image signal into a processing signal. The display device displays a frame according to the processing signal. | 10-30-2008 |
Sheng-Feng Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090032681 | Detector and detecting method - A detector for detecting an image sensor is provided. The image sensor is electrically connected to a wafer via a contacting pad. The detector includes a parallel light source, a pin and a diffuser. The parallel light source radiates a parallel light. The pin is electrically connected to the contacting pad. The diffuser is disposed between the parallel light source and the pin. The parallel light from the parallel light source passes through the diffuser and then reaches the image sensor on the wafer. | 02-05-2009 |
20090079461 | Test socket and test board for wafer level semiconductor testing - A test board for wafer level semiconductor testing is disclosed. The test board comprises a plurality of wires and microelectronic devices; and a plurality of test sockets on an upper surface of the test board. Each test socket comprises: a base member configured for attachment to the test board with a first set of screws, wherein the base member has a central opening exposing a portion of the underlying test board; an anisotropic conductive film disposed within the central opening of the base member; a chip to be tested, disposed on the anisotropic conductive film within the central opening of the base member; and a cover member overlying the chip, attached to the base member with a second set of screws. | 03-26-2009 |
20090302875 | CHIP TEST METHOD - A chip test method is disclosed and includes: loading chips on a chip tray and fastening a cover plate on the chip tray; loading the chip tray with the cover plate in a chip test device; aligning a probe card of the chip test device with a test unit of the chip tray; testing chips in the chip tray; sorting the passed chips from the failed chips | 12-10-2009 |
Shen-Yi Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20110194990 | Method of fabrication visible light absorbed TiO2/CNT photocatalysts and photocatalytic filters - A method of fabricating visible light absorbed TiO | 08-11-2011 |
Shih-Chiang Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130021088 | SOLID STATE DRIVE AND CONTROLLING METHOD THEREOF - A controlling method is provided for preventing a solid state drive from being operated at a high temperature. The solid state drive includes a controlling circuit, a temperature detecting circuit and a plurality of dies. The dies are divided into n groups and accessed by the controlling circuit through n IO buses. The controlling circuit is in communication with the temperature detecting circuit for detecting a temperature of the solid state drive. The controlling method includes the following steps. Firstly, a judging step is performed to judge whether the temperature of the solid state drive is higher than a predetermined temperature. If the temperature of the solid state drive is higher than the predetermined temperature, the frequencies of n clock signals in the n IO buses are decreased. | 01-24-2013 |
20140133240 | SOLID STATE STORAGE DEVICE WITH SLEEP CONTROL CIRCUIT - A solid state storage device receives a device sleep signal and a power signal from a host. The solid state storage device includes a control chip, a sleep control circuit, and a regulator. If the device sleep signal is activated, the control chip temporarily stores a system parameter into a flash memory module and then generates an acknowledge signal. The sleep control circuit receives the power signal, the device sleep signal and the acknowledge signal. If both of the device sleep signal and the acknowledge signal are activated, the sleep control circuit generates a disable state and a wake-up state. Moreover, if the power signal is received by the regulator and the sleep control circuit generates the disable state, the regulator stops providing a supply voltage to the control chip, so that the solid state storage device enters a sleep mode. | 05-15-2014 |
Shih-Chieh Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090234186 | Gastrointestinal endoscope with deflectable direction-change structure and deflectable direction-change tube thereof - Disclosed is a gastrointestinal endoscope, including a deflectable direction-change tube, which consists of plural ring units, each having a hollow section. Adjacent ring units are spaced by a predetermined distance, having opposing end faces between which at least two integrally formed connectors are provided to connect the adjacent ring units together. An end of the deflectable direction-change tube is operatively coupled to a direction-change operation device and an opposite end coupled to a capsule endoscope clamping structure. At least one control wire extends through a bore of the deflectable direction-change tube and connected between the direction-change operation device and the capsule endoscope clamping structure. By operating an operation capstan to have the control wire pulling the capsule endoscope clamping structure, the deflectable direction-change tube is controlled to change direction, thereby changing direction of a capsule endoscope retained by the capsule endoscope clamping structure. | 09-17-2009 |
20100056860 | Capsule endoscope with metal-insert molded contacts - A capsule endoscope for observing the conditions inside a patient's digestive tract system includes a capsular housing, a substrate, and a plurality of metal-insert molded contacts. The capsular housing defines a sealed inner space and has an outer surface. The substrate is arranged in the sealed inner space of the capsular housing and is mounted with at least an electronic element provided thereon. The metal-insert molded contacts are embedded in the capsular housing at predetermined positions thereof and each includes a contact base and an exposed contact portion formed on the contact base. The contact bases each have a connecting section extended into the sealed inner space of the capsular housing to electrically connect to the substrate. The exposed contact portions each have a front surface exposed from the outer surface of the capsular housing for contacting with a signal contact correspondingly provided on a capsule holder that holds the capsular housing thereto. | 03-04-2010 |
Shi-Hsiang Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090028570 | OPTICAL-TO-ELECTRICAL CONVERTER AND ANALOG-TO-DIGITAL CONVERTER THEREOF - An analog-to-digital converter (ADC) for converting an optical signal into an electrical signal is disclosed. The ADC includes a detection module, a first P-type metal oxide semiconductor (PMOS) transistor, a first N-type metal oxide semiconductor (NMOS) transistor, a first switch unit, and an output module. The first PMOS transistor and the first NMOS transistor form an inverter. The first switch unit is disposed between the input terminal and the output terminal of the inverter and is turned on/off according to a first control signal. The output module is coupled to the output terminal of the inverter for counting the time that an input voltage is greater than a reference voltage and generating a digital signal. | 01-29-2009 |
Shih Yuan Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080206545 | Porous material and method for preparing the same - The present invention is related to a porous structure material, which is synthesized by mixing an alkyl siloxane compound or a silicate compound with an organic solvent through a sol-gel process, and modified by modification agents. The present invention is also related to a method for manufacturing porous structure material, which comprises reacting an alkyl siloxane compound or a silicate compound with an organic solvent through sol-gel process. The present invention utilizes modification agents to modify hydrophilic groups into hydrophobic groups on the surface of the porous structure material, thereby to lower the surface tension and maintain the porous structure. The porous structure material of the present invention has properties of low conductive coefficient, high porosity, high hydrophobicity and self-cleaning. | 08-28-2008 |
Sui-Feng Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100060421 | RFID TAG WITH A SEMI-ENCLOSED COUPLER - A RFID tag with a semi-enclosed coupler, wherein the coupler of the antenna layer is designed to be a semi-enclosed linear structure, and the open end of the coupler is connected to the antenna portion. One end of the antenna portion is inserted into the range of the coupler and the other end of which extends to the open end of the coupler. The length of the antenna portion can be an integer times of ¼λ, achieving the effect of signal stabilization and optimization. | 03-11-2010 |
20140263661 | RFID Tag with Reinforced Structure - A RFID tag with reinforced structure is capable of reducing the chance of electrical disconnection between the silicon chip and the antenna, extending the life of the RFID tag, and improving the accuracy of reading the RFID tag. The RFID tag is provided with a base, a silicon chip, an antenna and at least one reinforced portion. The base includes a first outer surface and an opposite second outer surface. The chip is disposed in the base and provided with a plurality of chip-electric-connection portions. The antenna is disposed in the base and provided with a plurality of antenna-electric-connection portions to be electrically connected to the chip-electric-connection portions. The reinforced portion protrudes from the first or second outer surface of the base. | 09-18-2014 |
Su-Tsai Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090026611 | ELECTRONIC ASSEMBLY HAVING A MULTILAYER ADHESIVE STRUCTURE - An electronic device comprises a substrate and a number of bump units over the substrate, wherein each of the bump units includes an electrically insulating bump-forming body extending in a first direction, and at least two conductive layers separated from each other on the electrically insulating bump-forming body, the at least two conductive layers extending in a second direction orthogonal to the first direction. | 01-29-2009 |
Szu Wei Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20110042827 | BONDING STRUCTURES AND METHODS OF FORMING BONDING STRUCTURES - A semiconductor structure includes a first substrate and a second substrate bonded over the first substrate. The first substrate includes a passivation layer formed over the first substrate. The passivation layer includes at least one first opening exposing a first bonding pad formed over the first substrate. The second substrate includes at least one second opening aligned with and facing the first opening. | 02-24-2011 |
20110097893 | Integrated Circuit Having Stress Tuning Layer and Methods of Manufacturing Same - Warpage and breakage of integrated circuit substrates is reduced by compensating for the stress imposed on the substrate by thin films formed on a surface of the substrate. Particularly advantageous for substrates having a thickness substantially less than about 150 μm, a stress-tuning layer is formed on a surface of the substrate to substantially offset or balance stress in the substrate which would otherwise cause the substrate to bend. The substrate includes a plurality of bonding pads on a first surface for electrical connection to other component. | 04-28-2011 |
Ta-Ching Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090257598 | Audio processing system of projector - An audio processing system of projector including a microphone input, an audio input, an audio adjusting unit, and a mixer is provided. The microphone input is utilized for accessing a first audio signal. The audio input is utilized for accessing at least a second audio signal from an outside audio generating device. The audio adjusting unit accesses the first audio signal and the second audio signal and adjusts the first audio signal and the second audio signal according to a selected mode to generate a third audio signal and a fourth audio signal respectively. The mixer is utilized for mixing the third audio signal and the fourth audio signal with an adjustable mixing ratio to output a fifth audio signal. | 10-15-2009 |
Tien-Chang Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080305568 | Method for promoting light emission efficiency of LED using nanorods structure - Method for the light emitting diode (LED) having the nanorods-like structure is provided. The LED employs the nanorods are subsequently formed in a longitudinal direction by the etching method and the PEC method. In addition, the plurality of the nanorods is arranged in an array so that provide the LED having much greater brightness and higher light emission efficiency than the conventional LED. | 12-11-2008 |
20090016396 | Structure of high power edge emission laser diode - A structure of high power edge emission laser diode that has plural mode extension sublayers with a chirp periodic distribution is provided. The Near Field Pattern (NFP) is an L shape, and the high intensity portion is nicely overlapped with the multi quantum wells. Furthermore, the low intensity portion will extend to the n-type cladding as it can as possible. Accordingly, the optical power density on the mirror surface of the high power edge emission laser diode is lower down and the vertical divergence angle is decreased, so as to prolong its lifetime. | 01-15-2009 |
Ting-Chou Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090167663 | Liquid Crystal Display Apparatus and Bandgap Reference Circuit Thereof - A liquid crystal display apparatus comprises a system-on-glass (SOG) and a bandgap reference (BGR) circuit. The BGR circuit, which is formed on the SOG, comprises a current mirror set and a diode set. The current mirror set is configured to generate a plurality of fixed currents. The diode set, which is formed by a plurality of diode-connected thin film transistors (TFT), is configured to generate a BGR voltage according to the fixed currents. | 07-02-2009 |
Ting-Sheng Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100317066 | Bioreactor and method for producing microbial cellulose - A technique for producing microbial cellulose is provided, including: preparing a liquid medium for microbial cultivation in a container; horizontally rotating multiple hollow tubes that are fitted together or separated from one another, so that each of the hollow tubes is alternately partially immersed in the liquid medium and partially exposed above the horizontal surface of the liquid medium; wherein each of the hollow tubes has a rough outer surface and a smooth inner surface, so as to allow microorganisms to form microbial cellulose on the outer surface of each hollow tube, as well as forming sheets of microbial cellulose on the horizontal surface of the liquid medium not being disturbed by the hollow tubes, and removing the microbial cellulose from the outer surfaces of the hollow tubes in order to obtain tubular microbial cellulose. In addition, the sheets of microbial cellulose are also harvested from the liquid medium. | 12-16-2010 |
20120094334 | BIOREACTOR AND METHOD FOR PRODUCING MICROBIAL CELLULOSE - A technique for producing microbial cellulose is provided, including: preparing a liquid medium for microbial cultivation in a container; horizontally rotating multiple hollow tubes that are fitted together or separated from one another, so that each of the hollow tubes is alternately partially immersed in the liquid medium and partially exposed above the horizontal surface of the liquid medium; wherein each of the hollow tubes has a rough outer surface and a smooth inner surface, so as to allow microorganisms to form microbial cellulose on the outer surface of each hollow tube, as well as forming sheets of microbial cellulose on the horizontal surface of the liquid medium not being disturbed by the hollow tubes, and removing the microbial cellulose from the outer surfaces of the hollow tubes in order to obtain tubular microbial cellulose. In addition, the sheets of microbial cellulose are also harvested from the liquid medium. | 04-19-2012 |
Tsao-Wen Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120104402 | ARCHITECTURE OF ANALOG BUFFER CIRCUIT - In one aspect of the invention, an analog buffer circuit includes a p-channel field effect transistor (PTFT) and an n-channel field effect transistor (NTFT). Each of the PTFT and NTFT has a source region and a drain region defining a channel region therebetween, formed on a substrate such that the drain regions of the PTFT and the NTFT are in substantial contact with each other, a gate layer formed over and insulated from the corresponding channel region, a source electrode insulated from the gate layer and electrically connected to the corresponding source region, and a common drain electrode insulated from the gate layer and the source electrode, and is electrically connected to the drain regions of both the PTFT and the NTFT through a via defined over the depletion region. | 05-03-2012 |
Wan-Chih Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120059041 | Methods for Extending Lifespan in Subject - Disclosed is a method for extending lifespan in a subject. By screening for mutations that enhance resistance to multiple stresses, the invention identified multiple alleles of alpha-1, 2-mannosidase I (mas1) which, in addition to promoting stress resistance, also extended longevity. Meanwhile, longevity enhancement of a subject is also observed when either the expression of mas1 or its downstream gene Edm1 is reduced. Furthermore, this invention also found that the down-regulating mas1 and Edm1 may extend longevity by modulating DR (Dietary Restriction). Thus, via molecular biology techniques, the expression of the target genes such as mas1 and Edm1 can be regulated, and the lifespan extension for a subject also can be achieved. | 03-08-2012 |
Wei-Chih Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100290036 | Calibration Apparatus And Method For Optical System Assembly - A calibration apparatus and method for optical system assembly is provided, applicable to a finite conjugate optical system to determine the optimal image-forming positions of the light source and the focus object lens of the finite conjugate optical system. The apparatus includes an external light source, a low magnification image-forming optical system, an electrical control system and a monitor. When the parallel beam generated by the external light source is parallel to the optical axis of the finite conjugate optical system, the low magnification image-forming optical system is used to magnify the two focal spots formed by the external light source and the internal light source of the finite conjugate optical system to be calibrated. Finally, by adjusting the related position of the focus object lens or the internal light source of the finite conjugate optical system, the optimal relative positions between the light source and the focus object lens of the finite conjugate optical system can be found. The calibration apparatus of the present invention has the advantages of simple structure, easy assemble and setup, high precision assembly and low cost, as well as the capability to perform optimal calibration of the relative position of the focus object lens and the light source of each individual finite conjugate optical system. | 11-18-2010 |
Wen-Chang Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120026577 | DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF - A display device includes an active element array substrate, a display layer and a transparent shock absorption layer. The display layer is disposed on the active element array substrate. The transparent shock absorption layer is disposed on the display layer. The transparent shock absorption layer is formed by curing liquid adhesive material. A manufacturing method of display device is also provided. | 02-02-2012 |
20120212888 | DISPLAY APPARATUS - A display apparatus includes a display panel, at least one anisotropic conductive adhesive and at least one chip. The display panel has a peripheral circuit region, and the anisotropic conductive adhesive is adhered in the peripheral circuit region. The chip is disposed on the anisotropic conductive adhesive, and the chip has an electric coupling region on a surface facing the anisotropic conductive adhesive. The electric coupling region is equipped with a plurality of electric coupling parts, and the electric coupling parts are electrically coupled to the peripheral circuit region by the anisotropic conductive adhesive. An interval is existed between a boundary of the electric coupling region and a boundary of the chip, and the electric coupling region is located in a bonding region of the anisotropic conductive adhesive. The bonding region of the anisotropic conductive adhesive is located in the boundary of the chip. The display apparatus has better reliability. | 08-23-2012 |
20130258447 | ELECTRONIC INK DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME - A method for manufacturing an electronic ink display device is provided, which includes the steps of: forming an electronic ink layer on an driving substrate; forming a front protective layer and a back protective layer covering outside of the electronic ink layer and outside of the driving substrate separately, in which a dimension of the front protective layer is greater than that of the back protective layer; and filling an sealant covering and surrounding sidewall of the electronic ink layer and sidewall of the driving substrate. An electronic ink display device is also provided. | 10-03-2013 |
Wen-Hsin Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100261012 | Flexible Display Panel and Method of Manufacturing the same - A flexible display panel includes a flexible display module and a cured protection layer. The flexible display module includes a flexible substrate, a first circuit layer, a display layer and a second circuit layer. The flexible substrate has a first surface and a second surface opposite to the first surface. The first circuit layer is disposed on the first surface and has a view area. The display layer is disposed on the first circuit layer and corresponding to the view area. The second circuit layer is disposed on the display layer. The cured protection layer is disposed on the second surface. The inner circuit of the flexible display panel is protected by the cured protection layer. In addition, a method of manufacturing the flexible display panel is also provided. | 10-14-2010 |
Wenpin Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090213656 | FLASH MEMORY HAVING INSULATING LINERS BETWEEN SOURCE/DRAIN LINES AND CHANNELS - A memory array comprises a semiconductor body having a plurality of trenches aligned generally in parallel. The trenches contain semiconductor material, such as doped amorphous silicon, and act as source/drain lines for the memory array. Insulating liners lie between the semiconductor material within the trenches and the semiconductor body. A plurality of word lines overlie the plurality of trenches and channel regions in the semiconductor body in an array of cross points. Charge trapping structures lie between the word lines and the channel regions at the cross points, providing an array of flash memory cells. The charge trapping structures comprise dielectric charge trapping structures adapted to be programmed and erased to store data. A method for manufacturing such devices includes patterning and forming the sources/drain lines with insulating liners prior to formation of the charge trapping structure over the channel regions. | 08-27-2009 |
20090276737 | TOOL FOR CHARGE TRAPPING MEMORY USING SIMULATED PROGRAMMING OPERATIONS - A method for simulating operation of a charge trapping memory cell which computes the amount of charge trapped by determining first tunneling current through the tunneling layer, determining second tunneling current out of the charge trapping layer to the gate, determining third tunneling current escaping from traps in the charge trapping layer and tunneling out to the gate, and integrating said tunneling currents over a time interval. A change in threshold voltage can be computed for a transistor including the charge trapping structure. The parameter set can include only physical parameters, including layer thickness, band offsets and dielectric constants. | 11-05-2009 |
20100120210 | FLASH MEMORY HAVING INSULATING LINERS BETWEEN SOURCE/DRAIN LINES AND CHANNELS - A memory array comprises a semiconductor body having a plurality of trenches aligned generally in parallel. The trenches contain semiconductor material, such as doped amorphous silicon, and act as source/drain lines for the memory array. Insulating liners lie between the semiconductor material within the trenches and the semiconductor body. A plurality of word lines overlie the plurality of trenches and channel regions in the semiconductor body in an array of cross points. Charge trapping structures lie between the word lines and the channel regions at the cross points, providing an array of flash memory cells. The charge trapping structures comprise dielectric charge trapping structures adapted to be programmed and erased to store data. A method for manufacturing such devices includes patterning and forming the sources/drain lines with insulating liners prior to formation of the charge trapping structure over the channel regions. | 05-13-2010 |
Wen-Pin Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080224200 | METHOD OF FABRICATING NAND-TYPE FLASH EEPROM WITHOUT FIELD OXIDE ISOLATION - Methods are described for fabricating NAND-type EEPROMs without field oxide isolation. P+ implantations are employed to isolate adjacent memory cells. | 09-18-2008 |
20090091983 | NON-VOLATILE MEMORY STRUCTURE AND ARRAY THEREOF - A non-volatile memory structure including a substrate, stacked patterns and stress patterns is provided. The stacked patterns are disposed on the substrate. Each of the stacked patterns includes a charge storage structure and a gate from bottom to top. Here, the charge storage structure at least includes a charge storage layer. The stress patterns are disposed on the substrate between the two adjacent stacked patterns, respectively. | 04-09-2009 |
20100202179 | MEMORY DEVICE - A memory device is provided. The memory device comprises a substrate, a plurality of word lines, a plurality of conductive regions and at least a shielding plug. The substrate has a memory region and a peripheral region. The word lines are disposed on the substrate and at least a dummy word line disposed in the peripheral region and adjacent to the word lines. The conductive regions are disposed in the substrate and between the word lines respectively. The shielding plug is located on the substrate and adjacent to the dummy word line and between the dummy word line and the word lines and there is no self-aligned source region around the dummy word line. | 08-12-2010 |
20110156102 | MEMORY DEVICE AND METHOD OF FABRICATING THE SAME - A memory array including a plurality of memory cells, a plurality of word lines, a dummy word line, at least a first conductive region and at least a first plug is provided. Each word line is coupled to corresponding memory cells. A dummy word line is directly adjacent to an outmost word line of the plurality of word lines. The first conductive region is disposed only between the dummy word line and the outmost word line. The first plug is located between the dummy word line and the outmost word line. | 06-30-2011 |
20120273842 | MEMORY DEVICE AND METHOD OF FABRICATING THE SAME - A memory array including a plurality of memory cells, a plurality of word lines, a dummy word line, and a plug is provided. Each word line is coupled to corresponding memory cells. A dummy word line is directly adjacent to an outmost word line of the plurality of word lines. The plug is located between the dummy word line and the outmost word line. | 11-01-2012 |
Wen-Shih Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100015937 | GAIN CONTROL CIRCUIT OF THE WIRELESS RECEIVER - A gain control circuit of the wireless receiver comprises a plurality of stages-amplifier, an analog gain control circuit, and a digital gain control circuit, wherein the analog gain control circuit generates an analog controlling voltage for regulating the gain of the post-amplifier by an analog gain controlling process, and the digital gain control circuit is used for determining a plurality of gain curves for the pre-amplifier, and the gain curves are all operating between the first default voltage and second default voltage. While the analog controlling voltage is over the first default voltage or second default voltage, the gain curve will be switched, thereby, the analog gain controlling process can be with the digital gain controlling process therein for improving the linearity of the gain regulation and reducing the transient response during the gain switching process. | 01-21-2010 |
Yen-Hsing Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090168420 | Optical element apparatus for two-dimensional controllable localized partition backlight module - The optical element apparatus for two-dimensional controllable localized partition backlight module is disclosed. The optical element apparatus comprises of a plurality of optical units which include a plurality of point light sources, light guides and collimating sheets. The point light source is located at the center of the light guide. The light guide includes the incident surface, the bottom place connecting with the light incident surface, and the light output surface. There are micro structures on the bottom place of the light guide and the top surface of the collimating sheet. | 07-02-2009 |
Yen-Ju Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100262789 | Methods and Devices for Accessing a Memory and a Central Processing Unit Using the Same - A memory accessing method including the following steps is provided. Firstly, two instructions are fetched. Next, the two instructions are respectively decoded to obtain two operation fields and two address fields. The two operation fields indicate the type of operation in accessing the memory. One of the address fields includes a first upper address corresponding to the first memory block and a first lower address corresponding to a first memory unit of the first memory block. The other one of the two address fields includes a second upper address corresponding to the second memory block and a second lower address corresponding to a second memory unit of the second memory block. Then, whether two instructions are performing the same type of operation on the same memory block is determined. If yes, the type of operation indicated by the two operation fields is performed on the corresponding memory block parallelly. | 10-14-2010 |
Yi-Ching Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100201761 | UNINTERRUPTED INK SUPPLY SYSTEM - An uninterrupted ink supply system is provided, including a main cartridge connected to a printer, a connection device having an automatic airflow control structure and installed on said main cartridge, and a replenishment cartridge for connecting to the connection device. The replenishment cartridge is connected to the connection device, and is able to refill the ink into the main cartridge, and automatically stop refilling when the ink level reaching a specific height and start refilling again when ink level below a specific height. When the replenishment cartridge is removed for refilling when the ink is used up, the main cartridge still contains ink so that the printing will not be suspended. | 08-12-2010 |
20110141210 | INK CARTRIDGE APPARATUS FOR CONTINUOUSLY SUPPLYING INK - An ink cartridge apparatus for continuously supplying ink is provided, including a connection device, an exposed chip socket and a filtering device on an ink cartridge main body. The connection device is for connecting to an ink bottle and the filtering device is for filtering the impurity from the ink flowing from the ink bottle into ink cartridge main body. The exposed chip socket is for the user to replace the chip more conveniently. With the ink supply mechanism of ink bottle into ink cartridge main body, the ink cartridge main body can maintain good ink quality and when the threshold set by the chip is exceeded, the replacement of the chip can be done without removing the entire ink cartridge from the printer so as to achieve the object of continuously supplying ink. | 06-16-2011 |
20120252948 | QUICK-DRYING AND COATING-FREE INKJET INK COMPOSITION - A quick-drying and coating-free inkjet ink composition is provided, including a solvent, a colorant, a resin, a plasticizer, and a surfactant. The solvent is selected from the group consisting of aliphatic alcohols, alcohol ketones, ethylene glycol ethers, and propylene glycol ethers, and all have more than two carbon atoms in a molecule. The colorant is dissolved or dispersed in the solvent, and the amount of the colorant is 0.1 to 20% by weight of the total weight of the composition. The resin is used to adjust the viscosity of the inkjet ink composition, and the weight ratio of the resin to the colorant is 0.5:1 to 5:1. The plasticizer is used to increase redissolution of the resin, and the weight ratio of the plasticizer to the resin is 0.01:1 to 5:1. The amount of the surfactant is 0.01 to 2.0% by weight of the total weight of the composition. | 10-04-2012 |
Yi Ling Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100185698 | METHOD FOR AUTO UPLOADING FILES AND RELATED COMPUTER-READABLE MEDIUM - The present invention provides a method for auto uploading files and a related computer-readable medium. The method of the present invention comprises: determining whether file variations occur in at least a folder of a first electronic device to generate a determining result; and executing an auto uploading operation to auto upload files resulting in the file variations occurring in the folder to a data storage space of at least a second electronic device when the determining result indicating that the file variations occur in the folder. The present invention can be utilized for auto uploading different types of files to different types of network sharing spaces such as YouTube, Flickr, Picasa, and File Transfer Protocol (FTP) server. Thus, the present invention can help users to save a lot of time in uploading files to the different types of network sharing spaces. | 07-22-2010 |
Ying-Chieh Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20110251082 | BIOMARKERS FOR BREAST CANCER - The present invention uses 2-dimensional differential gel electrophoresisgel (2D-DIGE) and mass spetrum techniques to identify breast cancer biomarkers in transformed breast cells. In summary, the present invention identifies numerous putative breast cancer markers from various stages of breast cancer. The results of the invention aids in developing proteins identified as useful diagnostic and therapeutic candidates on breast cancer research. | 10-13-2011 |
Yi-Tien Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100259839 | FIXED-FOCUS LENS - A fixed-focus lens includes a first, a second, and a third lens groups arranged in sequence from the enlarged side to the reduced side and having positive refractive powers. The first lens group includes a first, a second, and a third lenses from the enlarged side to the reduced side. The second lens group includes a fourth, a fifth, and a sixth lenses from the enlarged side to the reduced side. The third lens group includes a seventh lens. The lens of the first lens group closest to the enlarged side in the fixed-focus lens has a concave surface. The distance between the lens surface of the second lens group closest to the reduced side and the lens surface of the third lens group closest to the enlarged side is L | 10-14-2010 |
Yu-Chieh Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090286257 | WATER SOLUBLE NANOCRYSTALLINE QUANTUM DOTS CAPABLE OF NEAR INFRARED EMISSIONS - A novel quantum dot capable of near infrared emissions at wavelengths of 750-1100 is made by forming solid solutions of metal sulfide, metal selenide or metal sulfide selenide by incorporating a suitable amount of an additional metallic element or elements to provide an emission wavelength in the range of 750 nm to 1100 nm. The quantum dots may be enabled for bioconjugation and may be used in a method for tissue imaging and analyte detection. | 11-19-2009 |
20140047950 | Continuous Reactor and Method for Manufacturing Nanoparticles - The present invention relates to a continuous reactor a method for manufacturing nanoparticles. The reactor of the present invention includes: a plurality of first inputs for individually inputting a plurality of reagents; a first mixing part connected to the first inputs to mix the reagents; N number of first reaction units, each comprising a plurality of first diverging channels and a first converging channel to form a channel having the first diverging channels and the first converging channels alternately connected to one another in series for N times of diverging-converging actions, wherein N≧1, and the first diverging channels of a 1 | 02-20-2014 |
20150024408 | WATER SOLUBLE NANOCRYSTALLINE QUANTUM DOTS CAPABLE OF NEAR INFRARED EMISSIONS - A novel quantum dot capable of near infrared emissions at wavelengths of 750-1100 is made by forming solid solutions of metal sulfide, metal selenide or metal sulfide selenide by incorporating a suitable amount of an additional metallic element or elements to provide an emission wavelength in the range of 750 nm to 1100 nm. The quantum dots may be enabled for bioconjugation and may be used in a method for tissue imaging and analyte detection. | 01-22-2015 |
Yu-Jung Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120025232 | III-NITRIDE LIGHT-EMITTING DIODE AND METHOD OF PRODUCING THE SAME - Embodiments of the present invention provides III-nitride light-emitting diodes, which primarily include a first electrode, a n-type gallium nitride (GaN) nanorod array consisted of one or more n-type GaN nanorods ohmic contacting with the first electrode, one or more indium gallium nitride (InGaN) nanodisks disposed on each of the n-type GaN nanorods, a p-type GaN nanorod array consisted of one or more p-type GaN nanorods, where one p-type GaN nanorod is disposed on top of the one ore more InGaN nanodisks disposed on each of the n-type GaN nanorods, and a second electrode ohmic contacts with the p-type GaN nanorod array. | 02-02-2012 |
20120097920 | III-NITRIDE LIGHT-EMITTING DIODE AND METHOD OF PRODUCING THE SAME - This invention relates to structures and fabricating methods of light-emitting diodes capable of emitting white or a color within full-visible-spectrum with better efficiency and flexibility. An embodiment provides a light-emitting diode array consisted of one or more light-emitting diodes on a substrate. Each light-emitting diode comprises a first doped nanorod, an active light-emitting region consisted of one or more nanodisks on the first doped nanorod, and a second doped nanorod on the active light-emitting region. Another embodiment provides a fabricating method of the light-emitting diode array. | 04-26-2012 |
20120223289 | LIGHT-EMITTING DIODE DISPLAY AND METHOD OF PRODUCING THE SAME - This invention relates light-emitting diode displays with silmple structure and fabricating method as well as excellent efficiency. In an embodiment, the display features a nanorod LED array arranged on a substrate and divided into a first, second, and third sub-pixels. Two electrodes are preferably arranged in a vertical configuration for driving the sub-pixels. In another embodiment, a method features the sub-pixels for emitting multi-primary colors being formed on a conductive substrate and thus simplifies the steps. | 09-06-2012 |
Yu-Sheng Lu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090178013 | SYSTEM FOR IMPLEMENTING POST-SILICON IC DESIGN CHANGES - An engineering change order (ECO) modifying an IC having spare cell instances is implemented by converting active cell instances implementing portions of the IC to be deleted into additional spare cell instances, by creating a technology independent behavioral model of portions of the IC to be added, by selecting spare cell instances to implement the behavior model, and by routing nets to the selected spare cell instances in a way that minimizes a number of metal layers of the IC that are modified. | 07-09-2009 |
20100225353 | METHODS AND SYSTEMS FOR REDUCING CLOCK SKEW IN A GATED CLOCK TREE - Systems and methods for synthesizing a gated clock tree with reduced clock skew are provided. A gated clock tree circuit with reduced clock skew may include a clock source and edge-triggered state elements. A gated clock tree disposed between the clock source and state elements may include a level in which each logic gate has a common logic type. Logic gates in the gated clock tree may also be configured as logic-gate buffers. The logic gates may also be configured as NAND-gated equivalents. The clock signal distributed through the gated clock tree may drive both positive-edge-triggered and negative-edge-triggered state elements. | 09-09-2010 |