Hall, TX
A. Daniel Hall, Friendswood, TX US
Patent application number | Description | Published |
---|---|---|
20100121591 | METHOD AND APPARATUS THAT DETECTS STATE OF CHARGE (SOC) OF A BATTERY - A method and apparatus for estimating a state of charge of a battery. The method may include generating one or more curves which expresses the a priori relationship between a first parameter and a state of charge (SOC) of a battery over a region of interest, taking a derivative of the generated one or more curves with respect to state of charge to generate a derived parameter with the SOC of the battery over the region of interest, transforming a combination of the generated one or more curves into one or more supplemental curves which express the a priori relationship between a second parameter with one or more of current (I) polarization current (Ip) and open circuit voltage (OCV), the voltage slope with respect to SOC (dOCV/dSOC), and any combination of (I, Ip, OCV and dOCV/dSOC), measuring a voltage and a current of the battery during a period of time to create a set of voltage and current data, processing the set of voltage and current data to create a set of processed data, combining one or more generated curves with the processed data to generate processed data as a function of SOC, regressing the process data function at multiple SOCs over the region of interest with respect to an equation which is representative of the battery to obtain values for parameters not associated with SOC and to generate a curve that evaluates each SOC for accuracy and chance likelihood of fit, selecting the SOC that minimizes both the error and chance occurrence, and outputting the selected SOC for display to the user on a user interface. | 05-13-2010 |
Andrew Jeffery Hall, Round Rock, TX US
Patent application number | Description | Published |
---|---|---|
20140160977 | SYSTEMS, METHODS, AND ARTICLES OF MANUFACTURE TO DETERMINE CONNECTIVITY - Systems, methods, and articles of manufacture to determine connectivity are disclosed. An example method includes identifying, with a processor, a radio network controller serving a NodeB based on a configuration of the NodeB; identifying, with the processor, a set of intermediate nodes forming a pathway between the radio network controller and the NodeB; and storing the pathway between the radio network controller and the NodeB based on the radio network controller and the intermediate nodes. | 06-12-2014 |
Andrew Jeffrey Hall, Round Rock, TX US
Patent application number | Description | Published |
---|---|---|
20100296810 | METHOD AND APPARATUS FOR TRANSPORTING DETERMINISTIC TRAFFIC IN A GIGABIT PASSIVE OPTICAL NETWORK - A system and method are disclosed for transporting deterministic traffic in a gigabit passive optical network. A system that incorporates teachings of the present disclosure may include, for example, an Optical Line Termination (OLT) for exchanging data traffic in a Gigabit Passive Optical Network (GPON) having a controller programmed to generate a timeslot schedule for transport of a desired bandwidth of constant bit rate (CBR) data traffic by selecting one or more timeslots from periodic frame clusters operating according to a GPON Transmission Convergence (GTC) protocol. Additional embodiments are disclosed. | 11-25-2010 |
20130230323 | METHOD AND APPARATUS FOR TRANSPORTING DETERMINISTIC TRAFFIC IN A GIGABIT PASSIVE OPTICAL NETWORK - A system and method are disclosed for transporting deterministic traffic in a gigabit passive optical network. A system that incorporates teachings of the present disclosure may include, for example, an Optical Line Termination (OLT) for exchanging data traffic in a Gigabit Passive Optical Network (GPON) having a controller programmed to generate a timeslot schedule for transport of a desired bandwidth of constant bit rate (CBR) data traffic by selecting one or more timeslots from periodic frame clusters operating according to a GPON Transmission Convergence (GTC) protocol. Additional embodiments are disclosed. | 09-05-2013 |
Anthony C. Hall, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20110265043 | METHODS AND SYSTEMS FOR INTERACTIVE USER INTERFACE OBJECTS - Methods and systems for interactive user interface objects are provided. The user interface allows for users to manipulate different objects represented by icons within a user interface, such as that of an iPhone or iPad or other touch screen devices. Users may bump objects together, flick one object towards another, bump an object against the edge of a screen, flick an object towards a certain area such as a dock, or otherwise manipulate the objects. The user's actions or manipulations of objects may result in an action by the objects or may have no effect. Depending on the compatibility of objects, the objects may be neutral towards one another, may attract each other, or may repel. The objects that attract may share content or communicate with each other via a one-time interaction, or may establish links or connections with each other that enable longer term communication or broadcasts that occur upon pre-determined triggers. | 10-27-2011 |
20110320967 | SYSTEMS AND METHODS FOR ENTERPRISE BRANDED APPLICATION FRAMEWORKS FOR MOBILE AND OTHER ENVIRONMENTS - An application framework for mobile devices may provide a variety of application modules directed towards enterprise brand extension. The application modules are organized into five main categories: (1) featured, (2) community, (3) play/engage, (4) media, and (5) shop. The “featured” category may allow enterprises to push specific content onto its consumers. The “community” category may allow enterprises to leverage social networks and consumer communities that build and expand around their brands. The “play/engage” category may allow enterprises to offer compelling value and engaging utility to its customers. The “media” category may allow enterprises to entertain, inform, and educate consumers about brands through media content. The “shop” category may allow enterprises to facilitate electronic commerce with its customers. Further application analytics may be utilized by aggregating affiliate, sales, or usage data, etc. to better drive new revenue streams and optimize the return on investment associated with sales, promotion and advertising efforts. | 12-29-2011 |
20140337736 | Methods and Systems for Interactive User Interface Objects - Methods and systems for interactive user interface objects are provided. The user interface allows for users to manipulate different objects represented by icons within a user interface, such as that of an iPhone or iPad or other touch screen devices. Users may bump objects together, flick one object towards another, bump an object against the edge of a screen, flick an object towards a certain area such as a dock, or otherwise manipulate the objects. The user's actions or manipulations of objects may result in an action by the objects or may have no effect. Depending on the compatibility of objects, the objects may be neutral towards one another, may attract each other, or may repel. The objects that attract may share content or communicate with each other via a one-time interaction, or may establish links or connections with each other that enable longer term communication or broadcasts that occur upon pre-determined triggers. | 11-13-2014 |
20150025966 | Systems and Methods for Enterprise Branded Application Frameworks for Mobile and Other Environments - An application framework for mobile devices may provide a variety of application modules directed towards enterprise brand extension. The application modules are organized into five main categories: (1) featured, (2) community, (3) play/engage, (4) media, and (5) shop. The “featured” category may allow enterprises to push specific content onto its consumers. The “community” category may allow enterprises to leverage social networks and consumer communities that build and expand around their brands. The “play/engage” category may allow enterprises to offer compelling value and engaging utility to its customers. The “media” category may allow enterprises to entertain, inform, and educate consumers about brands through media content. The “shop” category may allow enterprises to facilitate electronic commerce with its customers. Further application analytics may be utilized by aggregating affiliate, sales, or usage data, etc. to better drive new revenue streams and optimize the return on investment associated with sales, promotion and advertising efforts. | 01-22-2015 |
Baron Hall, Friendswood, TX US
Patent application number | Description | Published |
---|---|---|
20090127398 | Modular spacecraft - A modular spacecraft incorporating a launch vehicle interface design that also functions as a berthing or docking interface for the spacecraft. The vehicle interface utilizes existing launch vehicle components to minimize cost and time to flight. In addition, the spacecraft is constructed from off-the-shelf launch vehicle components that enable a low cost construction as well as a secondary payload carrying functionality. | 05-21-2009 |
Barry Arthur Hall, Bowie, TX US
Patent application number | Description | Published |
---|---|---|
20090121861 | Detecting, deterring security system - A security system used to detect, deter, and/or document security events and information from a secured area. The security system may include an intelligence system for distinguishing between false alarms and actual alarm events. The security system may also include multiple deter devices actionable upon detection of an actual alarm event. The security system may further include a security event data collection system that collects event or alarm data pertaining to security events either onsite or remote and a video/camera system that records images of security events. | 05-14-2009 |
20090122143 | Security system and network - A security system and network used to detect and deter adverse events in an area to be secured. The security system may include an operator for supervising the area, and a wireless communication system for transceiving data indicative of detection events received from the secured area, wherein the operator can determine if a deter device is to be actuated based on the data. The security system may include an intelligence system for distinguishing between false alarms and actual alarm events, for also actuating a deter device, and for notifying operators. The security system and network may also include a plurality of areas to be secured, wherein each area is serviced by a different wireless hub within the wireless communication system. | 05-14-2009 |
20090122144 | Method for detecting events at a secured location - A method for detecting events/activities at a secured location in which the security method may include an operator and/or determination application for supervising the location, and a transmission network for transceiving data indicative of determined activities of the secured location, wherein the determination application and the operator can initiate a deter device in response to adverse activities. The determination application of the security method may include an intelligence system for distinguishing between normal and adverse conditions. The method may also include an application for the transfer of activity data to a storage device in which operator(s) may access the stored data. | 05-14-2009 |
Bradley David Hall, Ft. Worth, TX US
Patent application number | Description | Published |
---|---|---|
20080245450 | Explosive Compositions Containing Glycerin - Glycerin-containing explosive compositions comprising at least an oxidizer and glycerin are provided. The explosive compositions may comprise a glycerin, such as impure or crude glycerin, modified crude glycerin, substantially pure glycerin or pure glycerin. The explosive compositions may comprise other combustible fuels such as fuel oil or carbonaceous material(s). The explosive compositions may be prepared on site, loaded in bulk on mobile platforms, and/or prepared and packaged in suitable containers. | 10-09-2008 |
Bruce Hall, Katy, TX US
Patent application number | Description | Published |
---|---|---|
20100058779 | STORAGE OF NATURAL GAS IN LIQUID SOLVENTS AND METHODS TO ABSORB AND SEGREGATE NATURAL GAS INTO AND OUT OF LIQUID SOLVENTS - Bulk storage of natural gas or methane is facilitated by absorbing and storing the gas in a liquefied medium through the interaction of moderate pressure, low temperature and a solvent medium. Systems and processes are provided that facilitate the absorption of natural gas or methane into a liquid or liquid vapor medium for storage and transport, and back into a gas for delivery to market. In a preferred embodiment, the absorptive properties of ethane, propane and butane under moderate conditions of temperature and pressure (associated with a novel mixing process) are utilized to store natural gas or methane at more efficient levels of compressed volume ratio than are attainable with natural gas alone under similar holding conditions. The preferred mixing process efficiently combines natural gas or methane with a solvent medium such as liquid ethane, propane, butane, or other suitable fluid, to form a concentrated liquid or liquid vapor mixture suited for storage and transport. The solvent medium is preferably recycled in the conveyance vessel on unloading of the natural gas. | 03-11-2010 |
20100126216 | METHOD OF BULK TRANSPORT AND STORAGE OF GAS IN A LIQUID MEDIUM - An integrated ship mounted system for loading a gas stream, separating heavier hydrocarbons, compressing the gas, cooling the gas, mixing the gas with a desiccant, blending it with a liquid carrier or solvent, and then cooling the mix to processing, storage and transportation conditions. After transporting the product to its destination, a hydrocarbon processing train and liquid displacement method is provided to unload the liquid from the pipeline and storage system, separate the liquid carrier, and transfer the gas stream to a storage or transmission system. | 05-27-2010 |
Bruce Hall, Bellaire, TX US
Patent application number | Description | Published |
---|---|---|
20100000252 | COMPREHENSIVE SYSTEM FOR THE STORAGE AND TRANSPORTATION OF NATURAL GAS IN A LIGHT HYDROCARBON LIQUID MEDIUM - This invention provides a means of loading, processing and conditioning raw production gas, production of CGL, storage, transport, and delivery of pipeline quality natural gas or fractionated products to market. The CGL transport vessel utilizes a pipe based containment system to hold more densely packed constituents of natural gas held within a light hydrocarbon solvent than it is possible to attain for natural gas alone under such conditions. The containment system is supported by process systems for loading and transporting the natural gas as a liquid and unloading the CGL from the containment system and then offloading it in the gaseous state. The system can also be utilized for the selective storage and transport of NGLs to provide a total service package for the movement of natural gas and associated gas production. The mode of storage is suited for both marine and land transportation and configured in modular form to suit a particular application and/or scale of operation. | 01-07-2010 |
20120180502 | METHODS FOR STORAGE AND TRANSPORTATION OF NATURAL GAS IN LIQUID SOLVENTS - Systems and methods to create and store a liquid phase mix of natural gas absorbed in light-hydrocarbon solvents under temperatures and pressures that facilitate improved volumetric ratios of the stored natural gas as compared to CNG and PLNG at the same temperatures and pressures of less than −80° to about −120° F. and about 300 psig to about 900 psig. Preferred solvents include ethane, propane and butane, and natural gas liquid (NGL) and liquid pressurized gas (LPG) solvents. Systems and methods for receiving raw production or semi-conditioned natural gas, conditioning the gas, producing a liquid phase mix of natural gas absorbed in a light-hydrocarbon solvent, and transporting the mix to a market where pipeline quality gas or fractionated products are delivered in a manner utilizing less energy than CNG, PLNG or LNG systems with better cargo-mass to containment-mass ratio for the natural gas component than CNG systems. | 07-19-2012 |
Chris Hall, Cypress, TX US
Patent application number | Description | Published |
---|---|---|
20130126187 | Entry Tube System - An entry tube system allows fluid to enter a chamber and flow to one or more shunt tubes connected to a downhole end of the entry tube. The fluid can enter the chamber about all or substantially all of the circumference of an inner mandrel disposed within the entry tube, and flow through the chamber to be directed into the shunt tubes. | 05-23-2013 |
Christopher A. Hall, Cypress, TX US
Patent application number | Description | Published |
---|---|---|
20110147623 | Shear Block and Blade Interface and Method - A blowout preventer having a first elongated cavity extending along a first axis and a second elongated cavity extending perpendicular to and intersecting the first elongated cavity, a shear block provided in the first elongated cavity and configured to slide along the first axis, where the shear block has a frontal face facing the second elongated cavity and configured to slide towards the second elongated cavity; and a shear blade configured to be attached to the shear block and also configured to shear a tool provided in the second cavity when the shear block slides towards the tool. The frontal face of the shear block has at least a pin region configured to enter a tail region of the shear blade such that the pin region and the tail region form a dovetail joint or the shear block has the tail region and the shear block has the pin region. | 06-23-2011 |
20130008652 | Gravel Pack and Sand Disposal Device - An apparatus and method allow gravel pack slurry to be placed in a borehole annulus from the toe towards the heel to reduce the pressure acting upon the heel of the borehole during the gravel placement operation. By reducing the pressure on the heel, the gravel pack slurry may be placed in longer sections of the borehole in a single operation. Additionally, excess slurry in the inner string can be disposed in the borehole annulus around the shoe track of the apparatus, and fluid returns can flow up the apparatus through a bypass. | 01-10-2013 |
20130062066 | Multi-Zone Screened Fracturing System - A multi-zone formation treatment assembly has sections disposed on a tubular structure in a borehole. An isolation element disposed on the tubular structure that isolates a borehole annulus around the section from the other sections, and a flow valve disposed on the tubular structure is selectively operable between opened and closed conditions permitting and preventing fluid communication between the through-bore and the borehole annulus. A screen disposed on the tubular structure communicates with the borehole annulus, and a closure disposed on the tubular structure at least prevents fluid communication from the through-bore to the screen. A workstring of the assembly can be manipulated in the tubular structure relative to each section in the same trip to: open the flow valve, position in the through-bore relative to the open flow valve, deliver the treatment from an outlet to the section through the open flow valve, and close the flow valve. | 03-14-2013 |
20140116678 | Inwardly Swelling Seal - A device and method that allows a gravel slurry to placed in a wellbore from the toe towards the heel to reduce the pressure acting upon the heel of the wellbore during the gravel placement operation. By reducing the pressure acting upon the heel gravel slurry may be placed in longer sections of the wellbore in a single operation. | 05-01-2014 |
20140116693 | Gravel Pack Apparatus Having Actuated Valves - A device and method allows a bore valve in the washpipe and in certain instances a port valve or sliding sleeve to open or close upon command from the surface so that gravel slurry may be placed in a wellbore. | 05-01-2014 |
20140116713 | RFID Actuated Gravel Pack Valves - A device and method that, on a command from the surface, a seat in a tubular may be moved into the bore of a tubular so that a ball of the appropriate size may be caught. The seat may also be moved out of the bore on command so that a ball of the appropriate size will not be caught by the seat. | 05-01-2014 |
20140238657 | Erosion Ports for Shunt Tubes - A gravel pack apparatus for a wellbore has a shunt tube disposed along the apparatus near a wellscreen. The shunt tube is typically composed of stainless steel and has an internal passage for conducting slurry. Along its length, the tube has flow ports for passing the conducted slurry into the wellbore. The exit ports can use erosion inserts composed of erodible material, barrier inserts having breakable barriers, flow nozzles with external sheaths or caps, erosion-resistant bushings disposed on the flow nozzles, etc. The tube can also include a tube body having the exit ports and flow nozzles integrally formed thereon. The tube body can couple end-to-end with sections of shunt tube. | 08-28-2014 |
20140251609 | Assembly for Toe-to-Heel Gravel Packing and Reverse Circulating Excess Slurry - A treatment assembly treats zones of a horizontal borehole. For example, the assembly can gravel pack a zone by delivering slurry down a workstring. The slurry exits the workstring's outlet and pass to the borehole annulus of the zone through a flow port in the assembly. The gravel in the slurry can pack the borehole in an alpha-beta wave from toe to heel, and the fluid returns from the borehole flow through a screen back into the assembly. After gravel packing, operators remove excess slurry from the workstring by reverse circulating down the assembly to carry the excess slurry uphole through the workstring. Closures on the assembly prevent the reverse circulation from communicating through the screens to the borehole annulus. Additionally, flow valves can be used on the flow ports to selectively open and close them. | 09-11-2014 |
20140262260 | Sand Control Screen Having Improved Reliability - A sand control device is used for restricting the flow of particles from a subsurface formation into a tubular body within a wellbore during production operations. The sand control device is divided into compartments along its length that provide redundancy for particle filtration. Each compartment first comprises a base pipe. The base pipe defines an elongated tubular body having a permeable section and an impermeable section within each compartment. Each compartment also comprises a first filtering conduit and a second filtering conduit. The filtering conduits comprise filtering media and generally circumscribe the base pipe. The filtering conduits are arranged so that the first filtering conduit is adjacent to the non-permeable section of the base pipe, while the second filtering conduit is adjacent to the permeable section of the base pipe. | 09-18-2014 |
20140262322 | Apparatus and Methods for Well Control - A completion joint | 09-18-2014 |
20150068743 | Multi-Zone Bypass Packer Assembly for Gravel Packing Boreholes - A gravel pack assembly includes screen sections with a packer between them. A first screen section communicates an uphole annulus with the assembly's interior passage, and a second screen section communicates a downhole annulus with the interior passage. A housing of the packer has an internal bore communicating with the assembly's interior passage and has an internal bypass communicating external ports with one another. A first packer element disposed between the external ports restricts gravel passage at least from the uphole to the downhole annulus. A second packer element disposed downhole from a second of the external ports is independently actuated to isolate fluid passage between the uphole and downhole annulus. One or more transport tubes communicate slurry from the uphole annulus to the internal bypass once the uphole annulus is packed with gravel. | 03-12-2015 |
Christopher Andrew Hall, Cypress, TX US
Patent application number | Description | Published |
---|---|---|
20120193087 | Shear Blade Geometry and Method - A pair of shear blades and a blowout preventer having the pair of shear blades. The shear blades are configured to cut a tubular inside the blowout preventer. The shear blades have different geometries of the front cutting surfaces. One geometry promotes a secure positioning of the tubular relative to the first blade while the second geometry promotes a puncturing of the tubular by the second blade. | 08-02-2012 |
Clifford L. Hall, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20080235200 | System and Method for Identifying Content - A method for processing media files includes receiving a first signature. The first signature describes a first characteristic of a first media file. The method also includes determining whether the first signature matches any of a first plurality of stored signatures and, in response to determining that the first signature matches one or more of the first plurality of stored signatures, requesting a second signature based on the first media file. The second signature describes a second characteristic of the first media file. The method also includes determining whether the second signature matches any of a second plurality of stored signatures and, in response to determining that the second signature matches one or more of the second plurality of stored signatures, initiating a remedial action associated with the first media file. | 09-25-2008 |
Corby Hall, New Braunfels, TX US
Patent application number | Description | Published |
---|---|---|
20140000446 | Adjustable Gas Cyclic Regulator for an Autoloading Firearm | 01-02-2014 |
20140076143 | Adjustable Gas Cyclic Regulator for an Autoloading Firearm - The invention includes a gas valve having an annular body with an inner surface defining a gas chamber and first and second annular end surfaces defining first and second openings of said gas chamber, the gas valve further having outer surface and at least one gas channel extending between the inner surface and the outer surface providing a gas communication path from the outer surface to the gas chamber, wherein said at least one gas channel is orientated to direct fluid egressing from the channel into the chamber along the inner surface. The invention further includes a regulator occupying a portion of the chamber to define a chamber operating volume and flowrate, the regulator having a at least one outer diameter corresponding to an inner diameter of the passage to substantially inhibit gas flow from passing through the second opening. | 03-20-2014 |
20140305297 | Gas Flow System for a Long-Barrel Firearm - A gas cycling firearm comprising a barrel having a breech end, a muzzle end, an inner surface defining a bore having a bore axis, and an outer surface, wherein the muzzle end is spaced a length L from the breech end, the barrel further having a port providing a fluid path between the bore and the outer surface, the port having an axis that intersects the bore axis at a position P from the muzzle end, where P is less than or equal to ⅓ L; and a gas flowpath extending between the gas port and the piston system, the gas flowpath having a length G and a volume V, wherein G is greater than ⅓ L. | 10-16-2014 |
Craig Hall, Katy, TX US
Patent application number | Description | Published |
---|---|---|
20090272186 | ENHANCED PROCESS FOR PREPARING CORE SAMPLE THIN SECTIONS - A method of preparing a thin section sample includes affixing the sample to a receptacle using an affixing media that includes a material having a thickness-sensitive characteristic. The sample may then be shaped to have an asymmetric cross-section. The method may further include reducing a thickness of the material until the thickness-sensitive material exhibits a change in an optical characteristic. The added material, which may be quartz, may exhibit a predetermined optical characteristic at a specified thickness and/or exhibit a change in an optical characteristic in response to a change in thickness. In one application, the method may include retrieving the sample from a subterranean formation. For instance, the sample may be retrieved from a gas shale formation. | 11-05-2009 |
Craig Hall, Lucas, TX US
Patent application number | Description | Published |
---|---|---|
20080283935 | TRENCH ISOLATION STRUCTURE AND METHOD OF MANUFACTURE THEREFOR - The disclosure provides a trench isolation structure, a semiconductor device, and a method for manufacturing a semiconductor device. The semiconductor device, in one embodiment, includes a substrate having a first device region and a second device region, wherein the first device region includes a first gate structure and first source/drain regions and the second device region includes a second gate structure and second source/drain regions. The semiconductor device further includes a trench isolation structure configured to isolate the first device region from the second device region, the trench isolation structure comprising: 1) an isolation trench located within the substrate, wherein the isolation trench includes an opening portion and a bulbous portion, and further wherein a maximum width of the opening portion is less than a maximum width of the bulbous portion, and 2) dielectric material substantially filling the isolation trench. | 11-20-2008 |
Craig Hall, Allen, TX US
Patent application number | Description | Published |
---|---|---|
20080248640 | Method for reducing polysilicon gate defects in semiconductor devices - Semiconductor devices and fabrication methods are provided, in which gate defects associated with photoresist stress after plasma trim/etch are substantially reduced. The method comprises forming a gate dielectric layer above a semiconductor body substrate; coating the gate dielectric layer with a photoresist coating; exposing and developing the photoresist coating; performing a resist annealing; and trimming and etching the photoresist coating. | 10-09-2008 |
Craig Lawrence Hall, Allen, TX US
Patent application number | Description | Published |
---|---|---|
20090159937 | Simple Scatterometry Structure for Si Recess Etch Control - Dimensions of structures in integrated circuits are shrinking with each new fabrication technology generation. Maintaining control of profiles of structures in transistors and interconnects is becoming more important to sustaining profitable integrated circuit production facilities. Measuring profiles of structures with many elements in integrated circuits, such as MOS transistor gates with recessed regions for Si—Ge epitaxial layers, is not cost effective for the commonly used metrology techniques: SEM, TEM and AFM. Scatterometry is technically unfeasible due to the number of elements and optical constants. The instant invention is a simplified scatterometry structure which reproduces the profiles of a structure to be profiled in a simpler structure that is compatible with conventional scatterometric techniques. A method of fabricating a transistor and an integrated circuit using the inventive simplified scatterometry structure are also disclosed. | 06-25-2009 |
David C. Hall, Murphy, TX US
Patent application number | Description | Published |
---|---|---|
20100101487 | Use of Blended Solvents in Defectivity Prevention - The present invention provides a blended solvent for solubilizing an ultraviolet photoresist. The blended solvent comprises a mixture of from about 5 vol % to about 95 vol % of a first solvent, wherein the first solvent comprises a cyclic ester. A balance of the mixture comprises a second solvent, wherein the second solvent comprises a volatile organic liquid. | 04-29-2010 |
20100104975 | Use of Blended Solvents in Defectivity Prevention - The present invention provides a blended solvent for solubilizing an ultraviolet photoresist. The blended solvent comprises a mixture of from about 5 vol % to about 95 vol % of a first solvent, wherein the first solvent comprises a cyclic ester. A balance of the mixture comprises a second solvent, wherein the second solvent comprises a volatile organic liquid. | 04-29-2010 |
David Glenn Hall, Houston, TX US
Patent application number | Description | Published |
---|---|---|
20130345100 | SPHERICAL PELLETS CONTAINING COMMON CLAY PARTICULATE MATERIAL USEFUL AS A PROPPANT IN HYDRAULIC FRACTURING OF OIL AND GAS WELLS - A ceramic propping agent, in the form of a spherical pellet, and containing common mineral particulate. The desired propping agent is defined as a particulate ceramic made from raw materials which may be comprised of about: 10%-90% parts by weight of a naturally occurring mineral particulate, 30%-70% parts by weight aluminosilicate network modifier, 0.25-20% parts by weight strength enhancer, and at least one part, typically less than 10% by weight, binder. For use in oil and/or natural gas wells as a hydraulic fracturing proppant. | 12-26-2013 |
Gary D. Hall, Grand Prairie, TX US
Patent application number | Description | Published |
---|---|---|
20140110525 | System and Method for Providing for Collective Control in an Aircraft - In accordance with one embodiment of the present disclosure, a trunnion includes a first portion and a second portion. The first portion is capable of coupling directly to a drive tube of an aircraft, wherein the drive tube is capable of rotating around a first axis. The second portion is capable of coupling to a swash plate of the aircraft, wherein the swash plate is capable of causing the pitch of at least one of a plurality of aircraft blades to change. | 04-24-2014 |
Gina Mae Hall, San Antonio, TX US
Patent application number | Description | Published |
---|---|---|
20120078937 | MEDIA CONTENT RECOMMENDATIONS BASED ON PREFERENCES FOR DIFFERENT TYPES OF MEDIA CONTENT - Browsing content stored in a content source. A hierarchical tree structure is accessed. The hierarchical tree structure has nodes that correspond to at least one query for recommended content of a first content type that is recommended based on a collection of data for content of a second content type, the first content type and the second content type being different. Recommended content, of the first content type, stored in the content source is browsed by executing the at least one query for recommended content, the at least one query corresponding to at least one node of the hierarchical tree structure. The browsing is performed in accordance with a hierarchy of the hierarchical tree structure. | 03-29-2012 |
Greg A. Hall, Forney, TX US
Patent application number | Description | Published |
---|---|---|
20120210664 | METHOD AND SYSTEM FOR IMPROVED CURTAIN WALL SEALING - In one aspect, the present invention relates to a plug of the type utilized for sealing a junction between a horizontal member and a vertical mullion of a curtain wall. The plug may include a plug body. The plug body may include a front body portion, a rear body portion, a left body portion, a right body portion, a top surface disposed between the left body portion, the right body portion, the front body portion, and the rear body portion. A rabbet is disposed across the front body portion. A spacer flange extends from the front body portion. A plurality of chamfers are disposed between the top surface and the left body portion, the right body portion, and the rear body portions. The plug is sized to occupy a gap formed in the junction between the horizontal member and the vertical mullion of the curtain wall. The rabbet and the plurality of chamfers form a plurality of large crevices between the plug, the horizontal member, and the vertical mullion. The large crevices allow penetration of a sealant therein. | 08-23-2012 |
Gregory K. Hall, Humble, TX US
Patent application number | Description | Published |
---|---|---|
20110042380 | Process for Making Thermoplastic Polymer Pellets - Provided is a process for making thermoplastic polymer pellets. The process has the following steps: (a) melting a thermoplastic polymer to form a polymer melt; (b) extruding the melt through a die to form a substantially continuous molten polymer extrudate wherein the die has a contact surface bearing a polymer coating having a surface energy of less than 25 mN/m at 20° C.; (c) cooling the extrudate to form a cooled extrudate; and (d) pelletizing the cooled extrudate to form a plurality of polymer pellets. Provided is also a polymer pellet shipping system and a stable thermoplastic polymer pellet. | 02-24-2011 |
20110054117 | Polyolefin Adhesive Compositions and Method of Making Thereof - Adhesive compositions comprising a polypropylene copolymer containing at least 85 mole % propylene and at least than 15 mole % co-monomer. The adhesive composition has a variety of end uses specifically in elastic attachment applications for nonwoven disposable articles. | 03-03-2011 |
20110244232 | Processes for Forming Adhesive Blend Compositions - Continuous or continual in-line processes for forming adhesive polymer blend compositions are described, as well as the application of those blends to a variety of substrates. In one or more embodiments, a first polymer component is provided in a first vessel, and a second polymer component is provided in a second vessel. The first polymer component comprises one or more styrenic block copolymers and one or more hydrocarbon tackifier resins, and the second polymer component comprises a polyolefin. The first and second polymer components are extracted from their respective holding vessels, mixed, and applied to a substrate. In some embodiments, the first and second polymer components may further comprise various additives. Adhesive blend compositions formed from the inventive processes are also described. | 10-06-2011 |
Gregory Keith Hall, Humble, TX US
Patent application number | Description | Published |
---|---|---|
20100316808 | Polyolefin Compositions for Coating Applications - A method for coating articles by melting and applying a composition to at least a portion of the article to be coated and then cooling the composition to form a coated article wherein the composition comprises a propylene-based polymer having a weight molecular weight of about 10,000 to about 100,000; a percent crystallinity of about 5% to about 40%; and a melt index of about 30 dg/min or more. | 12-16-2010 |
Jacob A. Hall, Fort Worth, TX US
Patent application number | Description | Published |
---|---|---|
20100050408 | Preforms and Related Methods for Repairing Abradable Seals of Gas Turbine Engines - Methods for repairing abradable seals of gas turbine engines include providing an abradable seal component of a gas turbine engine, the seal component having a structural substrate; providing a first preform to restore the structural substrate; and providing a second preform to form an abradable layer of the component. Preforms include a multilayer stack having a first layer and a second layer. | 03-04-2010 |
20130142629 | Preforms and Related Methods for Repairing Abradable Seals of Gas Turbine Engines - A preform, for repairing an abradable seal component of a gas turbine engine, includes a multilayer stack that has a first layer and a second layer. The first layer is operative to bond the multilayer stack to a structural substrate of an abradable seal. The first layer includes structural material that corresponds to a material of the structural substrate and braze material that is compatible with the structural material. The second layer includes an abradable material. The multilayer stack is operative to bond to the structural substrate of the abradable seal component during a brazing process such that the second layer forms a replacement abradable layer of the abradable seal component. | 06-06-2013 |
Jacob A. Hall, Forth Worth, TX US
Patent application number | Description | Published |
---|---|---|
20090175727 | Dimensional restoration of stationary shroud segments - A method for dimensionally restoring a stationary shroud segment, the method comprising removing at least a portion of a damaged flowpath of the stationary shroud segment to provide an exposed surface, casting a replacement flowpath, positioning the replacement flowpath on the exposed surface, and diffusion bonding the replacement flowpath to the stationary shroud segment. | 07-09-2009 |
James N. Hall, Parker, TX US
Patent application number | Description | Published |
---|---|---|
20080291185 | Method and System for Controlling Spatial Light Modulator Interface Buses - In accordance with the teachings of the present disclosure, a method and system for controlling spatial light modulator buses are provided. In accordance with one embodiment of the present disclosure, a bus controller includes a configurable bus interface having first and second modes of operation. The first mode of operation is configured to interface with a single spatial light modulator. The second mode of operation is configured to interface in parallel with a plurality of spatial light modulators. In accordance with another embodiment of the present disclosure, a method of controlling a bus includes configuring a bus interface of a bus controller to interface in parallel with a plurality of digital micromirror devices. | 11-27-2008 |
20100073397 | System and Method for Grouped Pixel Addressing - In accordance with the teachings of the present disclosure, a system and method for displaying an image are provided. In one embodiment, the method includes receiving a data stream representing a frame of an image. The data stream may indicate a first color pixel cluster corresponding to a first color and a second color pixel cluster corresponding to a second color. The first color pixel cluster and the second color pixel cluster may be displayed. The first color pixel cluster may be different from the second color pixel cluster. | 03-25-2010 |
20120299952 | IMAGING BIT PLANE SEQUENCING USING PIXEL VALUE REPETITION - A system and method for displaying an image are provided. In one embodiment, the method includes receiving a data stream representing a frame of an image. The data stream may indicate a first color pixel cluster corresponding to a first color and a second color pixel cluster corresponding to a second color. The first color pixel cluster and the second color pixel cluster may be displayed. The first color pixel cluster may be different from the second color pixel cluster. | 11-29-2012 |
20130087880 | MEMS DEVICE AND METHOD OF MANUFACTURE - A MEMS logic device comprising agate which pivots on a torsion hinge, two conductive channels on the gate, one on each side of the torsion hinge, source and drain landing pads under the channels, and two body bias elements under the gate, one on each side of the torsion hinge, so that applying a threshold bias between one body bias element and the gate will pivot the gate so that one channel connects the respective source and drain landing pad, and vice versa. An integrated circuit with MEMS logic devices on the dielectric layer, with the source and drain landing pads connected to metal interconnects of the integrated circuit. A process of forming the MEM switch. | 04-11-2013 |
20140252419 | MEMS DEVICE AND METHOD OF MANUFACTURE - A MEMS logic device comprising agate which pivots on a torsion hinge, two conductive channels on the gate, one on each side of the torsion hinge, source and drain landing pads under the channels, and two body bias elements under the gate, one on each side of the torsion hinge, so that applying a threshold bias between one body bias element and the gate will pivot the gate so that one channel connects the respective source and drain landing pad, and vice versa. An integrated circuit with MEMS logic devices on the dielectric layer, with the source and drain landing pads connected to metal interconnects of the integrated circuit. A process of forming the MEM switch. | 09-11-2014 |
20150070749 | MICROMIRROR APPARATUS AND METHODS - A DMD having an array of micromirror pixels wherein each pixel comprises a right electrode on a first side of the pixel, a left electrode on a second side of the pixel adjacent the first side and a cantilevered beam supporting a mirror. The cantilever beam tilts on two axes of translation: pitch and roll. The mirror has a first landed position (on a first and second spring tip) over the right electrode and a second landed position (on the first and a third spring tip) over the left electrode such that the first landed position and the second landed positions are 90° apart. In transitioning from the first landed position to the second landed position, the mirror maintains contact with the first spring tip while rolling from the second spring tip to the third spring tip. | 03-12-2015 |
James Norman Hall, Parker, TX US
Patent application number | Description | Published |
---|---|---|
20080304314 | Semiconductor Device and Method Comprising a High Voltage Reset Driver and an Isolated Memory Array - A method of operating a semiconductor device, a semiconductor device and a digital micromirror system are presented. In an embodiment, the semiconductor device comprises a grounded substrate, a memory array, and a reset driver. The memory array may be isolated from the grounded substrate with a buried layer. The set of voltages of the memory array may be shifted with respect to a reset voltage. The reset driver may drive the reset voltage and the reset driver may have at least one extended drain transistor in the grounded substrate. | 12-11-2008 |
20090231932 | Semiconductor Device and Method Comprising a High Voltage Reset Driver and an Isolated Memory Array - A method of operating a semiconductor device, a semiconductor device and a digital micromirror system are presented. In an embodiment, the semiconductor device comprises a grounded substrate, a memory array, and a reset driver. The memory array may be isolated from the grounded substrate with a buried layer. The set of voltages of the memory array may be shifted with respect to a reset voltage. The reset driver may drive the reset voltage and the reset driver may have at least one extended drain transistor in the grounded substrate. | 09-17-2009 |
James Stephen Hall, Houston, TX US
John A. Hall, Kingwood, TX US
Patent application number | Description | Published |
---|---|---|
20100318371 | COMPREHENSIVE HAZARD EVALUATION SYSTEM AND METHOD FOR CHEMICALS AND PRODUCTS - A comprehensive hazard evaluation system and method for chemicals and products. The system includes a memory and a processor. The memory stores the component make-up for each of a number of products. The memory also stores an environmental hazard score, an environmental health hazard score, and a physical hazard score for each component. A product hazard score is determined and stored based on the environmental hazard score, the environmental health hazard score, and the physical hazard score. The processor is operable to process user request and to display the product hazard score for at least one product on a display. | 12-16-2010 |
John Adrian Hall, Kingwood, TX US
Patent application number | Description | Published |
---|---|---|
20130324442 | Compositions and Method for Treating Out Hydrogen Sulfide and Preventing Settling of Precipitate in an Environmentally Responsible Drilling and Packer Fluid - An environmentally responsible iron chelating additive and method for removing hydrogen sulfide or sulfide ions from drilling and packer fluids and preventing settling of precipitates. Iron chelating agents selected from the group consisting of ferrous lactate, ferrous gluconate, ferrous bis glycinate, ferrous citrate, ferrous acetate, ferrous fumarate, ferrous succinate, ferrous sacchrate, ferrous tartarate, ferrous glycine sulfate, ferrous glutamate, ferrous ascorbate, ferrous polymaltose, or a combination thereof, may be used. When the fluids are oil based, the iron chelating agents are added to the water phase of an emulsion, and the emulsion is added to the fluid. Viscosifiers may also be added to the drilling fluid with the emulsion. | 12-05-2013 |
20140041868 | METHOD AND APPARATUS FOR DRILLING AND COMPLETION FLUID SEPARATION - A method and apparatus for separating drilling or completion fluids is described. The apparatus may include a fluid container that is operable to at least temporarily contain a drilling or completion fluid. The fluid container may have an inlet port and at least one outlet port. The apparatus may further include an excitation element. The excitation element may be operable to impart a pre-determined vibratory force on the drilling or completion fluid within the fluid container. | 02-13-2014 |
John Robert Hall, Houston, TX US
Patent application number | Description | Published |
---|---|---|
20120204078 | FLASH-BASED EEPROM EMULATION USING ERROR CORRECTION CONTROL - A circuit for emulating bit-level erasable non-volatile memory includes an emulator that activates a first virtual sector of a bit-level programmable, block-level erasable non-volatile memory. The first virtual sector receives and stores write requests having an address and a record to be written to the received address. A linked list of records is used to store each subsequent record received in subsequent write requests having the received address. A separate thread in the linked list is maintained for each different received address. The last record subsequently received for each of the received addresses is copied to a linked list of a second virtual sector when a first operating parameter has been exceeded. The active virtual sector is deactivated and erased when the last record subsequently received for each of the received addresses in the linked list of the active virtual sector have been copied to the second virtual sector. | 08-09-2012 |
Josef Hall, Cedar Park, TX US
Patent application number | Description | Published |
---|---|---|
20100304806 | COLLECTABLE CARD-BASED GAME IN A MASSIVELY MULTIPLAYER ROLE-PLAYING GAME THAT PROCESSES CARD-BASED EVENTS - This disclosure generally describes a massively multiplayer online role playing game (MMORPG) or, more specifically, a card-based MMORPG that enables characters in a virtual world to collect cards representing specified actions or powers and presents three-dimensional (3D) elements to players representing one or more aspects associated with the characters and environment. This 3D display can, in one implementation, offer a real-time combat engine that processes the card-based events. The 3D display may also offer hanging effects that dynamically present state information associated with the respective character. Further, the MMORPG may offer a real-time responsive and flexible chat management system. | 12-02-2010 |
20100304814 | COLLECTABLE CARD-BASED GAME IN A MASSIVELY MULTIPLAYER ROLE-PLAYING GAME - This disclosure generally describes a massively multiplayer online role playing game (MMORPG) or, more specifically, a card-based MMORPG that enables characters in a virtual world to collect cards representing specified actions or powers and presents three-dimensional (3D) elements to players representing one or more aspects associated with the characters and environment. This 3D display can, in one implementation, offer a real-time combat engine that processes the card-based events. The 3D display may also offer hanging effects that dynamically present state information associated with the respective character. Further, the MMORPG may offer a real-time responsive and flexible chat management system. | 12-02-2010 |
20100304856 | COLLECTABLE CARD-BASED GAME IN A MASSIVELY MULTIPLAYER ROLE-PLAYING GAME THAT DYNAMICALLY FILTERS PLAYER COMMUNICATIONS - This disclosure generally describes a massively multiplayer online role playing game (MMORPG) or, more specifically, a card-based MMORPG that enables characters in a virtual world to collect cards representing specified actions or powers and presents three-dimensional (3D) elements to players representing one or more aspects associated with the characters and environment. This 3D display can, in one implementation, offer a real-time combat engine that processes the card-based events. The 3D display may also offer hanging effects that dynamically present state information associated with the respective character. Further, the MMORPG may offer a real-time responsive and flexible chat management system. | 12-02-2010 |
20100304862 | COLLECTABLE CARD-BASED GAME IN A MASSIVELY MULTIPLAYER ROLE-PLAYING GAME THAT PRESENTS REAL-TIME STATE INFORMATION - This disclosure generally describes a massively multiplayer online role playing game (MMORPG) or, more specifically, a card-based MMORPG that enables characters in a virtual world to collect cards representing specified actions or powers and presents three-dimensional (3D) elements to players representing one or more aspects associated with the characters and environment. This 3D display can, in one implementation, offer a real-time combat engine that processes the card-based events. The 3D display may also offer hanging effects that dynamically present state information associated with the respective character. Further, the MMORPG may offer a real-time responsive and flexible chat management system. | 12-02-2010 |
Karl E. Hall, Lewisville, TX US
Patent application number | Description | Published |
---|---|---|
20110302056 | Wi-Fi Internet Network Ecommerce Redirect Business Process - This patent describes a business process to redirect Wi-Fi network internet users to online ecommerce site(s) for the purpose of online commerce when users access Wi-Fi internet networks throughout the world. | 12-08-2011 |
Kenneth R. Hall, College Station, TX US
Patent application number | Description | Published |
---|---|---|
20080280338 | Biofuel Processing System - According to one embodiment, a biofuel processing system includes a biomass conversion system, a gasification reactor and/or a pyrolysis reactor, and a synthetic fuel creation system. The biomass conversion system uses a biological process to create a low-molecular-weight hydrocarbon stream from a biomass. The reactor generates heat and hydrogen using fresh biomass or undigested biomass from the biomass conversion system in which a portion of the heat is used by the biomass conversion system. The synthetic fuel creation system converts the low-molecular-weight hydrocarbon stream from the biomass conversion system and/or the reactor to liquefied fuel using another portion of heat from the reactor. | 11-13-2008 |
20090239279 | Integrated Biofuel Production System - According to an embodiment, a biomass conversion subsystem produces methane and/or alcohol and residual biomass. A pyrolysis or a gasification subsystem is used to produce thermal energy and/or process gasses. The thermal energy may be stored thermal energy in the form of a pyrolysis oil. A fuel conversion subsystem produces liquid hydrocarbon fuels from the methane and/or alcohol using thermal energy and/or process gasses produced by the gasification or pyrolysis subsystem. Because the biomass production system integrates the residual products from biomass conversion and the residual thermal energy from pyrolysis or gasification, the overall efficiency of the integrated biomass production system is greatly enhanced. | 09-24-2009 |
20120095272 | INTEGRATED BIOFUEL PROCESSING SYSTEM - A unique, integrated non-obvious pathway to convert biomass to biofuels using integration of chemical processes is described herein. The present invention is simple, direct, and provides for the shortest or minimum path between biomass and transportation fuels with alcohols as intermediates, while avoiding hydrogen use during processing. Furthermore, the present invention allows the manufacture of “drop-in” substitutable fuels to be used as-is without modifications instead of conventional petroleum based fuels. The processing described herein is done under mild conditions, under relatively low pressures and temperatures, and under non-corrosive conditions obviating use of special equipment or materials. The novel integration heat and mass generated during the process increases overall process efficiency and lowers financial costs for processing and capital equipment, manages environmental impact, and enables a relatively high degree of yield by an enhanced usage of fresh water and thermal energy in comparison to the amount of biomass processed. | 04-19-2012 |
20120193103 | Method and apparatus for recovering methane from hydrate near the sea floor - Method and apparatus are disclosed for recovering natural gas from a hydrate deposit near or at the sea floor. A rigid dome structure, supported by a floating vessel and movable along the sea floor, is placed over the hydrate deposit. Heated sea water may be pumped from the floating vessel through headers and nozzles in the rigid dome structure. The heated sea water preferably fluidizes the marine sand containing hydrate, releasing gas in the hydrate. The gas is collected in the rigid dome structure and moved through a pipe to the floating vessel, where it may be processed through a turbo-expander and liquefied. | 08-02-2012 |
Kylene Jo Hall, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20080229423 | PROBABILISTIC MECHANISM TO DETERMINE LEVEL OF SECURITY FOR A SOFTWARE PACKAGE - A mechanism for determining a probabilistic security score for a software package is provided. The mechanism calculates a raw numerical score that is probabilistically linked to how many security vulnerabilities are present in the source code. The score may then be used to assign a security rating that can be used in either absolute form or comparative form. The mechanism uses a source code analysis tool to determine a number of critical vulnerabilities, a number of serious vulnerabilities, and a number of inconsequential vulnerabilities. The mechanism may then determine a score based on the numbers of vulnerabilities and the number of lines of code. | 09-18-2008 |
Larry M. Hall, Kingwood, TX US
Patent application number | Description | Published |
---|---|---|
20090105955 | Sensors For Estimating Properties Of A Core - A method for estimating a property downhole is provided, which, in one aspect, may include receiving a core at a receiving end of a downhole tool while removing a portion of the received core distal from the receiving end of the tool, obtaining measurements by a sensor downhole, and processing the measurements to estimate the property of interest. | 04-23-2009 |
20100161229 | Apparatus and Methods for Gas Volume Retained Coring - An apparatus for use in a wellbore may include a tool having a first section configured to receive a core and a second section configured to collect a gas escaping from the core. The apparatus may also include a sensor associated to provide signals relating to a property of gas. In one aspect, the second section may be removable and may be pressurized. The apparatus may also include a recorder that records data representative of the signals received from the sensor. The recorder may record data while the tool is retrieved from the wellbore. A method for estimating a parameter of interest of a formation includes retrieving a core from the formation, collecting a gas escaping from the core as the core is retrieved to the surface, and measuring at least one property of gas while the core is retrieved to the surface. | 06-24-2010 |
20110253452 | CORING APPARATUS AND METHODS - A coring apparatus is provided, which apparatus, in one exemplary embodiment, includes a rotatable member coupled to a drill bit configured to drill a core from a formation, a substantially non-rotatable member in the rotatable member configured to receive the core from the formation, and a sensor configured to provide signals relating to rotation between the rotatable member and the substantially non-rotatable member during drilling of the core from the formation, and a circuit configured to process the signals from the sensor to estimate rotation between the rotatable member and the non-rotatable member. | 10-20-2011 |
L. D. Hall, Liberty, TX US
Patent application number | Description | Published |
---|---|---|
20100236787 | Well Release System and Method - An improvement to a prior art sand release apparatus and method uses a pair of telescoped tubular members. In the improved system and method, the telescoped members are prevented from completely telescoping by a J-hook latch. Also in the improved system and method, a wear resistant seal prevents leakage when the telescoped members are not extended. | 09-23-2010 |
Lee J. Hall, Irving, TX US
Patent application number | Description | Published |
---|---|---|
20090131718 | CRYSTALLIZED DIACETYLENIC INDICATOR COMPOUNDS AND METHODS OF PREPARING THE COMPOUNDS - Crystallized diacetylenic compounds having certain crystallographic and other characteristics; diacetylenic compounds and mixtures crystallized from diacetylenic solutions; methods of preparing and identifying solvent systems for dissolving diacetylenic compounds; diacetylenic solutions; methods of recrystallizing diacetylenic compounds; crystals of 2,4-hexadiyn-1,6-bis(alkylurea) compounds; and ambient condition indicators and time-temperature condition indicators comprising crystallized diacetylenic compounds. | 05-21-2009 |
20120330059 | CRYSTALLIZED DIACETYLENIC INDICATOR COMPOUNDS AND METHODS OF PREPARING THE COMPOUNDS - Crystallized diacetylenic compounds having certain crystallographic and other characteristics; diacetylenic compounds and mixtures crystallized from diacetylenic solutions; methods of preparing and identifying solvent systems for dissolving diacetylenic compounds; diacetylenic solutions; methods of recrystallizing diacetylenic compounds; crystals of 2,4-hexadiyn-1,6-bis(alkylurea) compounds; and ambient condition indicators and time-temperature condition indicators comprising crystallized diacetylenic compounds. | 12-27-2012 |
20130302900 | CRYSTALLIZED DIACETYLENIC INDICATOR COMPOUNDS AND METHODS OF PREPARING THE COMPOUNDS - Crystallized diacetylenic compounds having certain crystallographic and other characteristics; diacetylenic compounds and mixtures crystallized from diacetylenic solutions; methods of preparing and identifying solvent systems for dissolving diacetylenic compounds; diacetylenic solutions; methods of recrystallizing diacetylenic compounds; crystals of 2,4-hexadiyn-1,6-bis(alkylurea) compounds; and ambient condition indicators and time-temperature condition indicators comprising crystallized diacetylenic compounds. | 11-14-2013 |
Lee J. Hall, Porter, TX US
Patent application number | Description | Published |
---|---|---|
20130186645 | Downhole Robots and Methods of Using Same - A wellbore workstring. The workstring comprises a tubular string and a plurality of robots coupled to the tubular string. The robots establish a wireless communication network within a wellbore and deploy actuators to move themselves relative to the tubular string. | 07-25-2013 |
20130196883 | CELLULOSE NANOWHISKERS IN WELL SERVICES - A method is provided for use in various well services, the method including the steps of: (a) forming or providing a well fluid comprising cellulose nanowhiskers; and (b) introducing the well fluid into a well. The method can be used, for example, for increasing the strength of a cement, for increasing the viscosity of a water-based well fluid, such as for a kill pill, a fracturing fluid, a gravel packing fluid. | 08-01-2013 |
20140110102 | PASSIVE DOWNHOLE CHEMICAL RELEASE PACKAGES - An apparatus for releasing chemical agents in a well bore, comprising: a packaging material; a chemical agent, wherein the chemical agent is contained within the packaging material; and an adhesive, wherein the adhesive is attached to the packaging material and associated methods. | 04-24-2014 |
Lee Jeremy Hall, The Woodlands, TX US
Patent application number | Description | Published |
---|---|---|
20140238677 | CHITIN NANOCRYSTAL CONTAINING WELLBORE FLUIDS - The current invention relates to the use of chitin nanocrystals and chitin nanocrystal derivatives. More specifically, the present invention relates to the use of chitin nanocrystals and chitin nanocrystals used in oil and gas operations. The chitin nanocrystals and chitin nanocrystals derivatives can be used as additives to cement and wellbore fluids and can be used to inhibit corrosion in pipelines, on downhole tools and on other oil and gas related equipment. | 08-28-2014 |
20140290958 | Use of Nanoparticles in Cleaning Well Bores - Embodiments relate to removing residue from a well bore and well bore equipment with a treatment fluid composition, and in some embodiments, to treatment fluid compositions that comprise nanoparticles. An embodiment provides a method of removing drilling fluid residue from the surfaces of well equipment. The method comprising: applying a solid nanoparticle film to at least a portion of the surfaces of the well equipment with a treatment fluid comprising solid nanoparticles; and allowing the solid nanoparticles to interact with the surfaces of the well equipment and the drilling fluid residue adhered to the surfaces of the well equipment to remove at least a portion of the drilling fluid residue from the surfaces of the well equipment. | 10-02-2014 |
Lindsey Hall, Plano, TX US
Patent application number | Description | Published |
---|---|---|
20080230815 | Mitigation of gate to contact capacitance in CMOS flow - Sidewall spacers that are primarily oxide, instead of nitride, are formed adjacent to a gate stack of a CMOS transistor. Individual sidewall spacers are situated between a conductive gate electrode of the gate stack and a conductive contact of the transistor. As such, a capacitance can develop between the gate electrode and the contact, depending on the dielectric constant of the interposed sidewall spacer. Accordingly, forming sidewall spacers out of oxide, which has a lower dielectric constant than nitride, mitigates capacitance that can otherwise develop between these features. Such capacitance is undesirable, at least, because it can inhibit transistor switching speeds. Accordingly, fashioning sidewall spacers as described herein can mitigate yield loss by reducing the number of devices that have unsatisfactory switching speeds and/or other undesirable performance characteristics. | 09-25-2008 |
Lindsey H. Hall, Plano, TX US
Patent application number | Description | Published |
---|---|---|
20090275147 | MITIGATION OF EDGE DEGRADATION IN FERROELECTRIC MEMORY DEVICES THROUGH PLASMA ETCH CLEAN - A ferroelectric memory device is fabricated while mitigating edge degradation. A bottom electrode is formed over one or more semiconductor layers. A ferroelectric layer is formed over the bottom electrode. A top electrode is formed over the ferroelectric layer. The top electrode, the ferroelectric layer, and the bottom electrode are patterned or etched. A dry clean is performed that mitigates edge degradation. A wet etch/clean is then performed. | 11-05-2009 |
20090275148 | MITIGATION OF EDGE DEGRADATION IN FERROELECTRIC MEMORY DEVICES THROUGH PLASMA ETCH CLEAN - A ferroelectric memory device is fabricated while mitigating edge degradation. A bottom electrode is formed over one or more semiconductor layers. A ferroelectric layer is formed over the bottom electrode. A top electrode is formed over the ferroelectric layer. The top electrode, the ferroelectric layer, and the bottom electrode are patterned or etched. A dry clean is performed that mitigates edge degradation. A wet etch/clean is then performed. | 11-05-2009 |
20150044869 | METHOD TO IMPROVE SEMICONDUCTOR SURFACES AND POLISHING - A method of forming a semiconductor device is disclosed. The method including providing a substrate with at least one insulating layer disposed thereon, the at least one insulating layer including a trench; forming at least one liner layer on the at least one insulating layer; forming a nucleation layer on the at least one liner layer; forming a first metal film on a surface of the nucleation layer; etching the first metal film; and depositing a second metal film on the etched surface of the first metal film, the second metal film substantially forming an overburden above the trench. | 02-12-2015 |
Mark D. Hall, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20080217705 | TRENCH FORMATION IN A SEMICONDUCTOR MATERIAL - A semiconductor device is formed on a semiconductor layer. A gate dielectric layer is formed over the semiconductor layer. A layer of gate material is formed over the gate dielectric layer. The layer of gate material is patterned to form a gate structure. Using the gate structure as a mask, an implant into the semiconductor layer is performed. To form a first patterned gate structure and a trench in the semiconductor layer surrounding a first portion and a second portion of the semiconductor layer and the gate, an etch through the gate structure and the semiconductor layer is performed. The trench is filled with insulating material. | 09-11-2008 |
20080261361 | Shallow trench isolation for SOI structures combining sidewall spacer and bottom liner - A method for making a semiconductor device is provided which comprises (a) providing a layer stack comprising a semiconductor layer ( | 10-23-2008 |
20090108296 | SEMICONDUCTOR DEVICES WITH DIFFERENT DIELECTRIC THICKNESSES - An integrated circuit with devices having dielectric layers with different thicknesses. The dielectric layers include a high-k dielectric and some of the dielectric layers include an oxide layer that is formed from an oxidation process. Each device includes a layer including germanium or carbon located underneath the electrode stack of the device. A silicon cap layers is located over the layer including germanium or carbon. | 04-30-2009 |
20100025805 | SEMICONDUCTOR DEVICES WITH EXTENDED ACTIVE REGIONS - A method of making a semiconductor device is achieved in and over a semiconductor layer. A trench is formed adjacent to a first active area. The trench is filled with insulating material. A masking feature is formed over a center portion of the trench to expose a first side of the trench between a first side of the masking feature and the first active area. A step of etching into the first side of the trench leaves a first recess in the trench. A first epitaxial region is grown in the first recess to extend the first active area to include the first recess and thereby form an extended first active region. | 02-04-2010 |
20110291180 | ANGLED ION IMPLANTATION IN A SEMICONDUCTOR DEVICE - Angled ion implants are utilized to form doped regions in a semiconductor pillar formed in an opening of a mask. The pillar is formed to a height less than the height of the mask. Angled ion implantation can be used to form regions of a semiconductor device such as a body tie region, a halo region, or current terminal extension region of a semiconductor device implemented with the semiconductor pillar. | 12-01-2011 |
20110294292 | METHOD OF FORMING A SHARED CONTACT IN A SEMICONDUCTOR DEVICE - A method for forming a shared contact in a semiconductor device having a gate electrode corresponding to a first transistor and a source/drain region corresponding to a second transistor is provided. The method includes forming a first opening in a dielectric layer overlying the gate electrode and the source/drain region, wherein the first opening extends substantially to the gate electrode corresponding to the first transistor. The method further includes after forming the first opening, forming a second opening, contiguous with the first opening, in the overlying dielectric layer, wherein the second opening extends substantially to the source/drain region corresponding to the second transistor. The method further includes forming the shared contact between the gate electrode corresponding to the first transistor and the source/drain region corresponding to the second transistor by filling the first opening and the second opening with a conductive material. | 12-01-2011 |
20120007155 | SEMICONDUCTOR DEVICES WITH EXTENDED ACTIVE REGIONS - A method of making a semiconductor device is achieved in and over a semiconductor layer. A trench is formed adjacent to a first active area. The trench is filled with insulating material. A masking feature is formed over a center portion of the trench to expose a first side of the trench between a first side of the masking feature and the first active area. A step of etching into the first side of the trench leaves a first recess in the trench. A first epitaxial region is grown in the first recess to extend the first active area to include the first recess and thereby form an extended first active region. | 01-12-2012 |
20120068305 | LATERAL CAPACITOR AND METHOD OF MAKING - An active device region is formed in and on a semiconductor substrate. An interconnect layer is formed over the active device region, wherein the interconnect layer comprises a first dielectric material having a first dielectric constant, a first metal interconnect in the first dielectric material, and a second metal interconnect in the first dielectric material and laterally spaced apart from the first metal interconnect. A portion of the first dielectric material is removed such that a remaining portion of the first dielectric material remains within the interconnect layer, wherein the removed portion is removed from a location between the first and second metal interconnects. The location between the first and second metal interconnects from which the portion of the first dielectric material was removed is filled with a second dielectric material having a second dielectric constant, the second dielectric constant being higher than the first dielectric constant. | 03-22-2012 |
20120104483 | NON-VOLATILE MEMORY AND LOGIC CIRCUIT PROCESS INTEGRATION - A method of making a logic transistor in a logic region of a substrate and a non-volatile memory cell in an NVM region of the substrate includes forming a gate dielectric layer on the substrate. A first polysilicon layer is formed on the gate dielectric. The first polysilicon layer is formed over the NVM region and removing the first polysilicon layer over the logic region. A dielectric layer is formed over the NVM region including the first polysilicon layer and over the logic region. A protective layer is formed over the dielectric layer. The dielectric layer and the protective layer are removed from the logic region to leave a remaining portion of the dielectric layer and a remaining portion of the protective layer over the NVM region. A high-k dielectric layer is formed over the logic region and the remaining portion of the protective layer. A first metal layer is formed over the high K dielectric layer. The first metal layer, the high K dielectric, and the remaining portion of the protective layer are removed over the NVM region to leave a remaining portion of the first metal layer and a remaining portion of the high K dielectric layer over the logic region. A conductive layer is deposited over the remaining portion of the dielectric layer and over the first metal layer. The NVM cell and the logic transistor are formed and this includes patterning the conductive layer. | 05-03-2012 |
20120175697 | MULTI-STATE NON-VOLATILE MEMORY CELL INTEGRATION AND METHOD OF OPERATION - A semiconductor device includes a region in a semiconductor substrate having a top surface with a first charge storage layer on the top surface. A first conductive line is on the first charge storage layer. A second charge storage layer is on the top surface. A second conductive line is on the second charge storage layer. A third charge storage layer is on the top surface. A third conductive line is on the third charge storage layer. A fourth charge storage layer has a first side adjoining a first sidewall of the first conductive line and a second side adjoining a first sidewall of the second conductive line. A fifth charge storage layer has a first side adjoining a second sidewall of the second conductive line and a second side adjoining a first sidewall of the third conductive line. Source and drain regions are formed in the substrate on either side of the semiconductor device. | 07-12-2012 |
20120248523 | NON-VOLATILE MEMORY AND LOGIC CIRCUIT PROCESS INTEGRATION - An integrated circuit is disclosed that includes a split gate memory device comprising a select gate is located over a substrate. A charge storage layer includes a layer of discrete storage elements and a layer of high-k dielectric material covering at least one side of the layer of discrete storage elements. At least a portion of a control gate is located over the charge storage layer. The control gate includes a layer of barrier work function material and a layer of gate material located over the layer of barrier work function material. | 10-04-2012 |
20120252171 | NON-VOLATILE MEMORY AND LOGIC CIRCUIT PROCESS INTEGRATION - A method for forming an integrated circuit for a non-volatile memory cell transistor is disclosed that includes: forming a layer of discrete storage elements over a substrate in a first region of the substrate and in a second region of the substrate; forming a first layer of dielectric material over the layer of discrete storage elements in the first region and the second region; forming a first layer of barrier work function material over the first layer of dielectric material in the first region and the second region; and removing the first layer of barrier work function material from the second region, the first layer of dielectric material from the second region, and the layer of discrete storage elements from the second region. After the removing, a second layer of barrier work function material is formed over the substrate in the first region and the second region. The second layer of barrier work function material is removed from the first region. A first gate of a memory device is formed in the first region. The first gate includes a portion of the first layer of barrier work function material. The memory device includes a charge storage structure including a portion of the layer of discrete storage elements. A second gate of a transistor is formed in the second region, the second gate including a portion of the second layer of barrier work function material. | 10-04-2012 |
20120267758 | Isolated Capacitors Within Shallow Trench Isolation - A semiconductor process and apparatus provide a shallow trench isolation capacitor structure that is integrated in an integrated circuit and includes a bottom capacitor plate that is formed in a substrate layer ( | 10-25-2012 |
20120267759 | DECOUPLING CAPACITORS RECESSED IN SHALLOW TRENCH ISOLATION - A semiconductor process and apparatus provide a shallow trench isolation capacitor structure that is integrated in an integrated circuit and includes a bottom capacitor plate that is formed in a substrate layer below a trench opening, a capacitor dielectric layer and a recessed top capacitor plate that is covered by an STI region and isolated from cross talk by a sidewall dielectric layer. | 10-25-2012 |
20120273857 | SEMICONDUCTOR DEVICE STRUCTURE AS A CAPACITOR - A capacitor structure includes a conductive region; a first dielectric layer over the conductive region; a conductive material within the first dielectric layer, wherein the conductive material is on the conductive region and forms a first plate electrode of the capacitor structure; an insulating layer within the first dielectric layer and surrounding the conductive material; a first conductive layer within the first dielectric layer and surrounding the insulating layer, wherein the first conductive layer forms a second plate electrode of the capacitor structure; a second conductive layer laterally extending from the first conductive layer at a top surface of the first dielectric layer; a second dielectric layer over the first dielectric layer; and a third conductive layer within the second dielectric layer and on the conductive material. | 11-01-2012 |
20120273889 | SHALLOW TRENCH ISOLATION FOR SOI STRUCTURES COMBINING SIDEWALL SPACER AND BOTTOM LINER - A method for making a semiconductor device is provided which includes (a) providing a layer stack comprising a semiconductor layer ( | 11-01-2012 |
20120276705 | METHOD OF MAKING A SEMICONDUCTOR DEVICE AS A CAPACITOR - Forming a capacitor structure includes forming a first dielectric layer over a conductive region, wherein the first dielectric layer has a first conductive layer at a top surface of the first dielectric layer; forming a first opening in the first dielectric layer over the conductive region, wherein the first opening exposes a first sidewall of the first conductive layer; forming a second conductive layer within the first opening, wherein the second conductive layer contacts the first sidewall of the first conductive layer; removing a portion of the second conductive layer from the bottom of the first opening; forming an insulating layer within the first opening; removing a portion of the insulating layer from the bottom of the first opening; extending the first opening through the first dielectric layer to expose the conductive region; and filling the first opening with a conductive material, wherein the conductive material contacts the conductive region. | 11-01-2012 |
20130062529 | INCIDENT CAPACITIVE SENSOR - A capacitive sensor device for measuring radiation. The device includes two sensor regions and top plate structure. The sensor regions are of a material that generates electron-hole pairs when radiation strikes the material. A separation region is located between the two sensor regions. The capacitance between a sensor region and top plate is dependent upon radiation striking the sensor region. A blocking structure selectively and differentially blocks radiation having a parameter value in a range from the sensor region so as to differentially impact electron-hole pair generation of one sensor region with respect to electron-hole pair generation of the other sensor region at selected angles of incidence of the radiation. | 03-14-2013 |
20130063164 | CAPACITIVE SENSOR RADIATION MEASUREMENT - A system that includes at least one capacitive sensor for least one angle of incidence component of radiation being measured striking the sensor. The measured capacitance of the sensor is affected by radiation striking the sensor. In some embodiments, the system includes multiple sensors where differences in the capacitive measurements of the sensors can be used to determine information about the radiation such as e.g. horizontal angle, directional angle, and dose. | 03-14-2013 |
20130137227 | LOGIC AND NON-VOLATILE MEMORY (NVM) INTEGRATION - A method includes forming a gate dielectric over a substrate in an NVM region and a logic region; forming a first conductive layer over the gate dielectric in the NVM region and the logic region; patterning the first conductive layer in the NVM region to form a select gate; forming a charge storage layer over the select gate in the NVM region and the first conductive layer in the logic region; forming a second conductive layer over the charge storage layer in the NVM region and the logic region; removing the second conductive layer and the charge storage layer from the logic region; patterning the first conductive layer in the logic region to form a first logic gate; and after forming the first logic gate, patterning the second conductive layer in the NVM region to form a control gate which overlaps a sidewall of the select gate. | 05-30-2013 |
20130171785 | NON-VOLATILE MEMORY (NVM) AND LOGIC INTEGRATION - A method of forming an NVM cell and a logic transistor uses a semiconductor substrate. A metal select gate of the NVM cell is formed over a high-k dielectric as is metal logic gate of a logic transistor. The logic transistor is formed, including forming source/drains, while the metal select gate of the NVM cell is formed. The logic transistor is protected while the NVM cell is then formed including forming a charge storage region using metal nanocrystals and a metal control gate over a portion of the metal select gate and a portion of the charge storage region over the substrate. The charge storage region is etched to be aligned to the metal control gate. | 07-04-2013 |
20130171786 | NON-VOLATILE MEMORY (NVM) AND LOGIC INTEGRATION - A method of forming an NVM cell and a logic transistor uses a semiconductor substrate. A metal select gate of the NVM cell is formed over an NVM work function setting metal, the NVM work function setting metal is on a high-k dielectric, and a metal logic gate of a logic transistor is similarly formed over work function setting and high-k dielectric materials. The logic transistor is formed while portions of the metal select gate of the NVM cell are formed. The logic transistor is protected while the NVM cell is then formed including forming a charge storage region using nanocrystals and a metal control gate over a portion of the metal select gate and a portion of the charge storage region over the substrate. The charge storage region is etched to be aligned to the metal control gate. | 07-04-2013 |
20130178027 | NON-VOLATILE MEMORY (NVM) AND LOGIC INTEGRATION - A method of forming an NVM cell and a logic transistor uses a semiconductor substrate. A polysilicon select gate of the NVM cell is formed over a first thermally-grown oxygen-containing layer in an NVM region and a polysilicon dummy gate is formed over a second thermally-grown oxygen-containing layer in a logic region. Source/drains, a sidewall spacer, and silicided regions of the logic transistor are formed after the first and second thermally-grown oxygen-containing layers are formed. The second thermally-grown oxygen-containing layer and the dummy gate are replaced by a metal gate and a high-k dielectric. The logic transistor is protected while the NVM cell is then formed including forming a charge storage layer. | 07-11-2013 |
20130178054 | METHODS OF MAKING LOGIC TRANSISTORS AND NON-VOLATILE MEMORY CELLS - Methods of making a logic transistor in a logic region and an NVM cell in an NVM region of a substrate include forming a conductive layer on a gate dielectric, patterning the conductive layer over the NVM region, removing the conductive layer over the logic region, forming a dielectric layer over the NVM region, forming a protective layer over the dielectric layer, removing the dielectric layer and the protective layer from the logic region, forming a high-k dielectric layer over the logic region and a remaining portion of the protective layer, and forming a first metal layer over the high-k dielectric layer. The first metal layer, the high-k dielectric, and the remaining portion of the protective layer are removed over the NVM region. A conductive layer is deposited over the remaining portions of the dielectric layer and over the first metal layer, and the conductive layer is patterned. | 07-11-2013 |
20130214346 | NON-VOLATILE MEMORY CELL AND LOGIC TRANSISTOR INTEGRATION - A first conductive layer and an underlying charge storage layer are patterned to form a control gate in an NVM region. A first dielectric layer is formed over the control gate. A sacrificial layer is formed over the first dielectric layer and planarized. A patterned masking layer is formed over the sacrificial layer which includes a first portion which defines a select gate location laterally adjacent the control gate in the NVM region and a second portion which defines a logic gate in a logic region. Exposed portions of the sacrificial layer are removed such that a first portion remains at the select gate location. A second dielectric layer is formed over the first portion and planarized to expose the first portion. The first portion is removed to result in an opening at the select gate location. A gate dielectric layer and a select gate are formed in the opening. | 08-22-2013 |
20130217197 | INTEGRATION TECHNIQUE USING THERMAL OXIDE SELECT GATE DIELECTRIC FOR SELECT GATE AND REPLACEMENT GATE FOR LOGIC - A control gate overlying a charge storage layer is formed. A thermally-grown oxygen-containing layer is formed over the control gate. A polysilicon layer is formed over the oxygen-containing layer and planarized. A first masking layer is formed defining a select gate location laterally adjacent the control gate and a second masking layer is formed defining a logic gate location. Exposed portions of the polysilicon layer are removed such that a select gate remains at the select gate location and a polysilicon portion remains at the logic gate location. A dielectric layer is formed around the select and control gates and polysilicon portion. The polysilicon portion is removed to result in an opening in the dielectric. A high-k gate dielectric and logic gate are formed in the opening. | 08-22-2013 |
20130249015 | SEMICONDUCTOR DEVICES WITH DIFFERENT DIELECTRIC THICKNESSES - An integrated circuit with devices having dielectric layers with different thicknesses. The dielectric layers include a high-k dielectric and some of the dielectric layers include an oxide layer that is formed from an oxidation process. Each device includes a layer including germanium or carbon located underneath the electrode stack of the device. A silicon cap layers is located over the layer including germanium or carbon. | 09-26-2013 |
20130264633 | LOGIC TRANSISTOR AND NON-VOLATILE MEMORY CELL INTEGRATION - A first conductive layer and an underlying charge storage layer are patterned to form a control gate in an NVM region. A first dielectric layer and barrier layer are formed over the control gate. A sacrificial layer is formed over the barrier layer and planarized. A first patterned masking layer is formed over the sacrificial layer and control gate in the NVM region which defines a select gate location laterally adjacent the control gate in the NVM region. A second masking layer is formed in the logic region which defines a logic gate location. Exposed portions of the sacrificial layer are removed such that a first portion remains at the select gate location. A second dielectric layer is formed over the first portion and planarized to expose the first portion. The first portion is removed to result in an opening at the select gate location which exposes the barrier layer. | 10-10-2013 |
20130264634 | LOGIC TRANSISTOR AND NON-VOLATILE MEMORY CELL INTEGRATION - A first conductive layer and an underlying charge storage layer are patterned to form a control gate in an NVM region. A first dielectric layer and barrier layer are formed over the control gate. A sacrificial layer is formed over the barrier layer and planarized. A first patterned masking layer is formed over the sacrificial layer and control gate in the NVM region which defines a select gate location laterally adjacent the control gate in the NVM region. A second masking layer is formed in the logic region which defines a logic gate location. Exposed portions of the sacrificial layer are removed such that a first portion remains at the select gate location. A second dielectric layer is formed over the first portion and planarized to expose the first portion. The first portion is removed to result in an opening at the select gate location which exposes the barrier layer. | 10-10-2013 |
20130267072 | NON-VOLATILE MEMORY (NVM) AND LOGIC INTEGRATION - A method of forming an NVM cell and a logic transistor uses a semiconductor substrate. In an NVM region, a polysilicon select gate of the NVM cell is formed over a first thermally-grown oxygen-containing layer, and in a logic region, a work-function-setting material is formed over a high-k dielectric and a polysilicon dummy gate is formed over the work-function-setting material. Source/drains, a sidewall spacer, and silicided regions of the logic transistor are formed after the first thermally-grown oxygen-containing layer is formed. The polysilicon dummy gate is replaced by a metal gate. The logic transistor is protected while the NVM cell is then formed including forming a charge storage region. | 10-10-2013 |
20130267074 | INTEGRATION TECHNIQUE USING THERMAL OXIDE SELECT GATE DIELECTRIC FOR SELECT GATE AND APARTIAL REPLACEMENT GATE FOR LOGIC - A thermally-grown oxygen-containing layer is formed over a control gate in an NVM region, and a high-k dielectric layer and barrier layer are formed in a logic region. A polysilicon layer is formed over the oxygen-containing layer and barrier layer and is planarized. A first masking layer is formed over the polysilicon layer and control gate defining a select gate location laterally adjacent the control gate. A second masking layer is formed defining a logic gate location. Exposed portions of the polysilicon layer are removed such that a select gate remains at the select gate location and a polysilicon portion remains at the logic gate location. A dielectric layer is formed around the select and control gates and polysilicon portion. The polysilicon portion is removed to result in an opening at the logic gate location which exposes the barrier layer. | 10-10-2013 |
20130330893 | INTEGRATING FORMATION OF A REPLACEMENT GATE TRANSISTOR AND A NON-VOLATILE MEMORY CELL USING A HIGH-K DIELECTRIC - A first dielectric layer is formed in an NVM region and a logic region. A charge storage layer is formed over the first dielectric layer and is patterned to form a dummy gate in the logic region and a charge storage structure in the NVM region. A second dielectric layer is formed in the NVM and logic regions which surrounds the charge storage structure and dummy gate. The second dielectric layer is removed from the NVM region while protecting the second dielectric layer in the logic region. The dummy gate is removed, resulting in an opening. A third dielectric layer is formed over the charge storage structure and within the opening, and a gate layer is formed over the third dielectric layer and within the opening, wherein the gate layer forms a control gate layer in the NVM region and the gate layer within the opening forms a logic gate. | 12-12-2013 |
20140001432 | APPLICATIONS FOR NANOPILLAR STRUCTURES | 01-02-2014 |
20140120713 | METHOD OF MAKING A LOGIC TRANSISTOR AND A NON-VOLATILE MEMORY (NVM) CELL - An oxide-containing layer is formed directly on a semiconductor layer in an NVM region, and a first partial layer of a first material is formed over the oxide-containing layer in the NVM region. A first high-k dielectric layer is formed directly on the semiconductor layer in a logic region. A first conductive layer is formed over the first dielectric layer in the logic region. A second partial layer of the first material is formed directly on the first partial layer in the NVM region and over the first conductive layer in the logic region. A logic device is formed in the logic region. An NVM cell is formed in the NVM region, wherein the first and second partial layer together are used to form one of a charge storage layer if the cell is a floating gate cell or a select gate if the cell is a split gate cell. | 05-01-2014 |
20140131788 | SEMICONDUCTOR DEVICES WITH NON-VOLATILE MEMORY CELLS - A semiconductor device includes a region in a semiconductor substrate having a top surface with a first charge storage layer on the top surface. A first conductive line is on the first charge storage layer. A second charge storage layer is on the top surface. A second conductive line is on the second charge storage layer. A third charge storage layer is on the top surface. A third conductive line is on the third charge storage layer. A fourth charge storage layer has a first side adjoining a first sidewall of the first conductive line and a second side adjoining a first sidewall of the second conductive line. A fifth charge storage layer has a first side adjoining a second sidewall of the second conductive line and a second side adjoining a first sidewall of the third conductive line. Source and drain regions are formed in the substrate on either side of the semiconductor device. | 05-15-2014 |
20140299935 | SHALLOW TRENCH ISOLATION FOR SOI STRUCTURES COMBINING SIDEWALL SPACER AND BOTTOM LINER - A method for making a semiconductor device is provided which includes (a) providing a layer stack comprising a semiconductor layer ( | 10-09-2014 |
20150015306 | SYSTEMS AND METHODS FOR REDUCING POWER CONSUMPTION IN SEMICONDUCTOR DEVICES - A method of making a first timing path includes developing a first design of the first timing path with a first logic circuit and a first functional cell, wherein the first functional cell comprises a first transistor that is spaced from a first well boundary. The timing path is analyzed to determine if the first timing path has positive timing slack. If the analyzed speed of operation shows positive timing slack, the design is changed to a modified design to reduce power consumption of the first timing path by moving the first transistor closer to the first well boundary. Also the first timing path is then built using the modified design to reduce power consumption of the first timing path by reducing leakage power consumption of the first transistor. | 01-15-2015 |
20150037958 | METHODS OF MAKING MULTI-STATE NON-VOLATILE MEMORY CELLS - A semiconductor device includes a region in a semiconductor substrate having a top surface with a first charge storage layer on the top surface. A first conductive line is on the first charge storage layer. A second charge storage layer is on the top surface. A second conductive line is on the second charge storage layer. A third charge storage layer is on the top surface. A third conductive line is on the third charge storage layer. A fourth charge storage layer has a first side adjoining a first sidewall of the first conductive line and a second side adjoining a first sidewall of the second conductive line. A fifth charge storage layer has a first side adjoining a second sidewall of the second conductive line and a second side adjoining a first sidewall of the third conductive line. Source and drain regions are formed in the substrate on either side of the semiconductor device. | 02-05-2015 |
Monte L. Hall, Grapevine, TX US
Patent application number | Description | Published |
---|---|---|
20140067336 | SYSTEM AND METHOD FOR DEVELOPING A DESIGN AND PRICE OF A PANEL STRUCTURE - A system and method for producing a quote for an insulated panel structure. The system comprises a user terminal device in communication with one or more computing devices. The user terminal device includes a sketch facility that enables a user to interactively develop a sketch of a design of said insulated panel structure on a display of the user terminal device. An optimizing program and an auto-design program run on the computing devices and provide an optimization of the design and an engineering drawing of the design to the user terminal device for incorporation into the quote. | 03-06-2014 |
Neal A. Hall, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20120257778 | DIFFERENTIAL MICROPHONE WITH SEALED BACKSIDE CAVITIES AND DIAPHRAGMS COUPLED TO A ROCKING STRUCTURE THEREBY PROVIDING RESISTANCE TO DEFLECTION UNDER ATMOSPHERIC PRESSURE AND PROVIDING A DIRECTIONAL RESPONSE TO SOUND PRESSURE - A vacuum sealed directional microphone and methods for fabricating said vacuum sealed directional microphone. A vacuum sealed directional microphone includes a rocking structure coupled to two vacuum sealed diaphragms which are responsible for collecting incoming sound and deforming under sound pressure. The rocking structure's resistance to bending aids in reducing the deflection of each diaphragm under large atmospheric pressure. Furthermore, the rocking structure exhibits little resistance about its pivot thereby enabling it to freely rotate in response to small pressure gradients characteristic of sound. The backside cavities of such a device can be fabricated without the use of the deep reactive ion etch step thereby allowing such a microphone to be fabricated with a CMOS compatible process. | 10-11-2012 |
20140053650 | ACOUSTIC SENSOR - A method of designing and manufacturing an acoustic sensor having a high degree of directivity is disclosed. The sensor includes a rotatable plate that is attached to a substrate with mounts. In one aspect the mounts are freely rotatable and the torque on the plate is measured using detectors disposed on springs that provide a resistance to rotation of the plate. In another aspect the plate is mounted to the substrate with mounts that torsionally deform during rotation of the plate. These detectors measure the torque on the plate according to the torsional deformation of the mounts. Methods of improving the signal to noise ratio of acoustic sensors having multiple detectors are also disclosed. | 02-27-2014 |
20140247954 | Entrained Microphones - In some embodiments, a microphone system may include a deformable element that may be made of a material that is subject to deformation in response to external phenomenon. Sensing ports may be in contact with a respective region of the deformable element and may be configured to sense a deformation of a region of the deformable element and generate a signal in response thereto. The plurality of signals may be useable to determine spatial dependencies of the external phenomenon. The external phenomenon may be pressure and the signals may be useable to determine spatial dependencies of the pressure. | 09-04-2014 |
Neal Allen Hall, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20110194711 | Optical Microphone Packaging - An optical microphone that may include a first substrate with one or more acoustic entry ports and a die over the one or more acoustic entry ports. The die may include a sensing structure for detecting acoustic vibrations received via the acoustic entry port(s) and may form a first cavity between the first substrate and the sensing structure. The microphone may include a light source within the first cavity, which may transmit laser light. The optical microphone may include photo detector(s) within the first cavity. The one or more photodetectors may be configured to receive the laser light after reflection from the sensing diaphragm to measure the acoustic vibrations of the sensing diaphragm. The microphone may also include a circuit and a lid, where the die, light source, photo detectors, and circuit are comprised within the cavity of the microphone. The circuit may perform signal processing signals from the photodetector(s). | 08-11-2011 |
20110194857 | Signal Processing Within an Optical Microphone - An optical microphone that may include a first substrate with one or more acoustic entry ports and a die over the one or more acoustic entry ports. The die may include a sensing structure for detecting acoustic vibrations received via the acoustic entry port(s) and may form a first cavity between the first substrate and the sensing structure. The microphone may include a light source within the first cavity, which may transmit laser light. The optical microphone may include photo detector(s) within the first cavity. The one or more photodetectors may be configured to receive the laser light after reflection from the sensing diaphragm to measure the acoustic vibrations of the sensing diaphragm. The microphone may also include a circuit and a lid, where the die, light source, photo detectors, and circuit are comprised within the cavity of the microphone. The circuit may perform signal processing signals from the photodetector(s). | 08-11-2011 |
Phillip J. Hall, Corinth, TX US
Patent application number | Description | Published |
---|---|---|
20140265422 | ENCAPSULATED WINDSHIELD MOLDING - An encapsulated windshield molding surrounds at least a portion of the peripheral edge of the windshield and includes one or more seals, such as multiple lip or whisker-type seals. The encapsulated molding aims to provide a water-tight installation of the windshield into the windshield opening of the vehicle and allows for butyl-free or adhesive-free restraint of the windshield. | 09-18-2014 |
Ralph Michael Hall, Houston, TX US
Patent application number | Description | Published |
---|---|---|
20120084218 | System and a Method for Managing and Tracking the Overnight Accommodation of Traveling Personnel Away from Home Base - A computer system and a method for tracking the rest periods of airline crew members in a hotel is disclosed. A hotel has access to a layover management module and crew check in module via the web. The hotel inputs information to the layover management module and the crew checks in through the crew check in module. Check in data is transmitted and stored in a central server which is accessible by the airline to track the rest periods of its crews. | 04-05-2012 |
Richard Lee Hall, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20090049845 | MEDICAL TRAVEL PACK WITH COOLING SYSTEM - The present invention provides a device for keeping medical materials, such as medicine, cool. The device allows for easy transportation provided infrequent access to electricity. The device incorporates a thermoelectric cooler (TEC) inside an insulated container. The TEC is in contact with a freezable material which is frozen when the TEC is electrically powered. Upon disconnect from electrical power, the freezable material provides passive cooling inside the container while the medical material is transported. This portable device helps patients to travel with their medicines confidently and safely. | 02-26-2009 |
Ronald D. Hall, Cedar Park, TX US
Patent application number | Description | Published |
---|---|---|
20120159125 | EFFICIENCY OF SHORT LOOP INSTRUCTION FETCH - A method, system and computer program product for instruction fetching within a processor instruction unit, utilizing a loop buffer, one or more virtual loop buffers, and/or an instruction buffer. During instruction fetch, modified instruction buffers coupled to an instruction cache (I-cache) temporarily store instructions from a single branch, backwards short loop. The modified instruction buffers may be a loop buffer, one or more virtual loop buffers, and/or an instruction buffer. Instructions are stored in the modified instruction buffers for the length of the loop cycle. The instruction fetch within the instruction unit of a processor retrieves the instructions for the short loop from the modified buffers during the loop cycle, rather than from the instruction cache. | 06-21-2012 |
Ronald P. Hall, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20130139168 | Scaleable Status Tracking Of Multiple Assist Hardware Threads - A processor includes an initiating hardware thread, which initiates a first assist hardware thread to execute a first code segment. Next, the initiating hardware thread sets an assist thread executing indicator in response to initiating the first assist hardware thread. The set assist thread executing indicator indicates whether assist hardware threads are executing. A second assist hardware thread initiates and begins executing a second code segment. In turn, the initiating hardware thread detects a change in the assist thread executing indicator, which signifies that both the first assist hardware thread and the second assist hardware thread terminated. As such, the initiating hardware thread evaluates assist hardware thread results in response to both of the assist hardware threads terminating. | 05-30-2013 |
20140337605 | Mechanism for Reducing Cache Power Consumption Using Cache Way Prediction - A mechanism for reducing power consumption of a cache memory of a processor includes a processor with a cache memory that stores instruction information for one or more instruction fetch groups fetched from a system memory. The cache memory may include a number of ways that are each independently controllable. The processor also includes a way prediction unit. The way prediction unit may enable, in a next execution cycle, a given way within which instruction information corresponding to a target of a next branch instruction is stored in response to a branch taken prediction for the next branch instruction. The way prediction unit may also, in response to the branch taken prediction for the next branch instruction, enable, one at a time, each corresponding way within which instruction information corresponding to respective sequential instruction fetch groups that follow the next branch instruction are stored. | 11-13-2014 |
Ronald P. Hall, Cedar Park, TX US
Patent application number | Description | Published |
---|---|---|
20090006817 | Mechanisms for Placing a Processor into a Gradual Slow Mode of Operation - Mechanisms for placing a processor into a gradual slow down mode of operation are provided. The gradual slow down mode of operation comprises a plurality of stages of slow down operation of an issue unit in a processor in which the issuance of instructions is slowed in accordance with a staging scheme. The gradual slow down of the processor allows the processor to break out of livelock conditions. Moreover, since the slow down is gradual, the processor may flexibly avoid various degrees of livelock conditions. The mechanisms of the illustrative embodiments impact the overall processor performance based on the severity of the livelock condition by taking a small performance impact on less severe livelock conditions and only increasing the processor performance impact when the livelock condition is more severe. | 01-01-2009 |
20090006820 | Issue Unit for Placing a Processor into a Gradual Slow Mode of Operation - An issue unit for placing a processor into a gradual slow down mode of operation is provided. The gradual slow down mode of operation comprises a plurality of stages of slow down operation of an issue unit in a processor in which the issuance of instructions is slowed in accordance with a staging scheme. The gradual slow down of the processor allows the processor to break out of livelock conditions. Moreover, since the slow down is gradual, the processor may flexibly avoid various degrees of livelock conditions. The mechanisms of the illustrative embodiments impact the overall processor performance based on the severity of the livelock condition by taking a small performance impact on less severe livelock conditions and only increasing the processor performance impact when the livelock condition is more severe. | 01-01-2009 |
20090043995 | Handling Data Cache Misses Out-of-Order for Asynchronous Pipelines - An apparatus and method for handling data cache misses out-of-order for asynchronous pipelines are provided. The apparatus and method associates load tag (LTAG) identifiers with the load instructions and uses them to track the load instruction across multiple pipelines as an index into a load table data structure of a load target buffer. The load table is used to manage cache “hits” and “misses” and to aid in the recycling of data from the L2 cache. With cache misses, the LTAG indexed load table permits load data to recycle from the L2 cache in any order. When the load instruction issues and sees its corresponding entry in the load table marked as a “miss,” the effects of issuance of the load instruction are canceled and the load instruction is stored in the load table for future reissuing to the instruction pipeline when the required data is recycled. | 02-12-2009 |
20090198959 | SCALABLE LINK STACK CONTROL METHOD WITH FULL SUPPORT FOR SPECULATIVE OPERATIONS - A computer implemented method, a processor chip, a computer program product, and a data processing system managing a link stack. The data processing system utilizes speculative pushes onto and pops from the link stack. The link stack comprises a set of entries, and each entry comprises a set of state bits. A speculative push of a first instruction is received onto the data stack, and the first instruction is stored into a first entry of the set of entries. A first bit is set to indicate that the first instruction is a valid instruction. A second bit is set to indicate that the first instruction has been speculatively pushed onto the link stack. The link stack pointer control is updated to indicate that the first entry is a top-of-data stack entry. | 08-06-2009 |
20110283095 | Hardware Assist Thread for Increasing Code Parallelism - Mechanisms are provided for offloading a workload from a main thread to an assist thread. The mechanisms receive, in a fetch unit of a processor of the data processing system, a branch-to-assist-thread instruction of a main thread. The branch-to-assist-thread instruction informs hardware of the processor to look for an already spawned idle thread to be used as an assist thread. Hardware implemented pervasive thread control logic determines if one or more already spawned idle threads are available for use as an assist thread. The hardware implemented pervasive thread control logic selects an idle thread from the one or more already spawned idle threads if it is determined that one or more already spawned idle threads are available for use as an assist thread, to thereby provide the assist thread. In addition, the hardware implemented pervasive thread control logic offloads a portion of a workload of the main thread to the assist thread. | 11-17-2011 |
20110302395 | HARDWARE ASSIST THREAD FOR DYNAMIC PERFORMANCE PROFILING - A method and data processing system for managing running of instructions in a program. A processor of the data processing system receives a monitoring instruction of a monitoring unit. The processor determines if at least one secondary thread of a set of secondary threads is available for use as an assist thread. The processor selects the at least one secondary thread from the set of secondary threads to become the assist thread in response to a determination that the at least one secondary thread of the set of secondary threads is available for use as an assist thread. The processor changes profiling of running of instructions in the program from the main thread to the assist thread. | 12-08-2011 |
20120005462 | Hardware Assist for Optimizing Code During Processing - A method, data processing system, and computer program product for obtaining information about instructions. Instructions are processed. In response to processing a branch instruction in the instructions, a determination is made as to whether a result from processing the branch instruction follows a prediction of whether a branch is predicted to occur for the branch instruction. In response to the result following the prediction, the branch instruction is added to a current segment in a trace. In response to an absence of the result following the prediction, the branch instruction is added to the current segment in the trace and a first new segment and a second new segment are created. The first new segment includes a first branch instruction reached in the instructions from following the prediction. The second new segment includes a second branch instruction in the instructions reached from not following the prediction. | 01-05-2012 |
20120072705 | Obtaining And Releasing Hardware Threads Without Hypervisor Involvement - A first hardware thread executes a software program instruction, which instructs the first hardware thread to initiate a second hardware thread. As such, the first hardware thread identifies one or more register values accessible by the first hardware thread. Next, the first hardware thread copies the identified register values to one or more registers accessible by the second hardware thread. In turn, the second hardware thread accesses the copied register values included in the accessible registers and executes software code accordingly. | 03-22-2012 |
20120072707 | Scaleable Status Tracking Of Multiple Assist Hardware Threads - A processor includes an initiating hardware thread, which initiates a first assist hardware thread to execute a first code segment. Next, the initiating hardware thread sets an assist thread executing indicator in response to initiating the first assist hardware thread. The set assist thread executing indicator indicates whether assist hardware threads are executing. A second assist hardware thread initiates and begins executing a second code segment. In turn, the initiating hardware thread detects a change in the assist thread executing indicator, which signifies that both the first assist hardware thread and the second assist hardware thread terminated. As such, the initiating hardware thread evaluates assist hardware thread results in response to both of the assist hardware threads terminating. | 03-22-2012 |
20120210102 | Obtaining And Releasing Hardware Threads Without Hypervisor Involvement - A first hardware thread executes a software program instruction, which instructs the first hardware thread to initiate a second hardware thread. As such, the first hardware thread identifies one or more register values accessible by the first hardware thread. Next, the first hardware thread copies the identified register values to one or more registers accessible by the second hardware thread. In turn, the second hardware thread accesses the copied register values included in the accessible registers and executes software code accordingly. | 08-16-2012 |
20120254594 | Hardware Assist Thread for Increasing Code Parallelism - Mechanisms are provided for offloading a workload from a main thread to an assist thread. The mechanisms receive, in a fetch unit of a processor of the data processing system, a branch-to-assist-thread instruction of a main thread. The branch-to-assist-thread instruction informs hardware of the processor to look for an already spawned idle thread to be used as an assist thread. Hardware implemented pervasive thread control logic determines if one or more already spawned idle threads are available for use as an assist thread. The hardware implemented pervasive thread control logic selects an idle thread from the one or more already spawned idle threads if it is determined that one or more already spawned idle threads are available for use as an assist thread, to thereby provide the assist thread. In addition, the hardware implemented pervasive thread control logic offloads a portion of a workload of the main thread to the assist thread. | 10-04-2012 |
Rosa Hall, Houston, TX US
Patent application number | Description | Published |
---|---|---|
20080319243 | Toluene disproportionation catalyst - A process for the disproportionation of a toluene containing feedstock employing a nickel modified mordenite catalyst comprising particulate mordenite having nickel dispersed throughout the catalyst particles to provide surface nickel and interior nickel within the mordenite crystal structure. The catalyst is pretreated to selectively deactivate the surface nickel to provide a surface nickel content of reduced catalytic activity. The interior nickel thus has a higher catalytic activity than the surface nickel. The feedstock is supplied to a reaction zone containing the catalyst to cause disproportionation of toluene in the feedstock to produce a mixture of benzene and xylene. The non-aromatic content of the product is less than the non-aromatic content of a corresponding disproportionation product which would be produced by the disproportionation of the feedstream in the presence of a corresponding nickel mordenite catalyst which has not been pretreated. | 12-25-2008 |
20100041933 | Catalyst and Process for Hydrocarbon Conversions - A nickel-mordenite catalyst promoted with Rhodium that is useful in the conversion of hydrocarbons is disclosed. The catalyst and methods for its use can provide hydrocarbon conversion with an extended catalyst life as compared to nickel-mordenite catalyst not promoted with Rhodium. | 02-18-2010 |
20100041934 | Toluene Disproportionation Using Nb/Mordenite Catalyst - A molecular sieve catalyst useful in the conversion of hydrocarbons containing niobium is disclosed, along with a process for the disproportionation of toluene to benzene and xylene using such catalyst. | 02-18-2010 |
20120071317 | TOLUENE DISPROPORTIONATION USING Nb/MORDENITE CATALYST - A molecular sieve catalyst useful in the conversion of hydrocarbons containing niobium is disclosed, along with a process for the disproportionation of toluene to benzene and xylene using such catalyst. | 03-22-2012 |
Stanley D. Hall, Frisco, TX US
Patent application number | Description | Published |
---|---|---|
20120111425 | INTERNAL RELIEF VALVE APPARATUS FOR USE WITH FLUID REGULATORS - Example internal relief valves for use with fluid regulators are described. An example internal relief valve includes a relief valve seat coupled to a first end of the relief valve stem and to engage a first side of a sensing apparatus to prevent fluid flow between the first side of the sensing apparatus and a second side of the sensing apparatus when the internal relief valve is in a closed position. A bleed hole within a surface of the sensing apparatus and separate from the opening of the sensing apparatus is dimensioned to provide a controlled flow rate between the first side and the second side of the sensing apparatus when the internal relief valve is in an open position. A seal is disposed along a body of the relief valve stem upstream from the bleed hole and the valve seat to prevent fluid flow between the first side of the sensing apparatus and the second side of the sensing apparatus via the opening of the sensing apparatus when the relief valve is in the open position. | 05-10-2012 |
20140083525 | SLAM SHUT SAFETY DEVICE WITH GUIDED PLUG SUPPORT - A slam-shut safety device includes a valve body, a valve disc, a reset pin, a and a guide collar. The valve disc is shiftable between an open position spaced away from a valve seat, and a closed position seated against the valve seat. The reset pin operatively is coupled to the valve disc and shiftable between an untripped position placing the valve disc in the open position and a tripped position placing the valve disc in the closed position. The guide collar includes a hollow cylindrical portion slidably supported in a guide bore and extending at least partly over the reset pin at a location adjacent to the valve disc. The guide collar is shiftable between a retracted position and an extended position relative to the guide bore for providing added structural integrity and protecting the reset pin from bending forces. | 03-27-2014 |
20140083526 | SLAM SHUT SAFETY DEVICE WITH GUIDED VALVE DISC - A slam-shut safety device includes a valve body, a valve disc, a reset pin, and a guide collar. The valve disc is disposed within the valve body and shiftable along a slam-shut axis between an open position and a closed second position. The reset pin is operatively coupled to the valve disc and shiftable along the slam-shut axis relative to the valve body between an untripped position placing the valve disc in the open position and a tripped position placing the valve disc in the closed position. The guide collar includes a hollow cylindrical portion extending away from the valve disc at least partly over the reset pin and being slidably disposed in a guide bore of a slam shut body that is connected to the valve body and supporting the reset pin, thereby providing added structural integrity to the rest pin and valve disc. | 03-27-2014 |
Stanley Dean Hall, Colleyville, TX US
Patent application number | Description | Published |
---|---|---|
20090118570 | Apparatus and method for minimally invasive implantation of heart assist device - A method and related apparatus for the minimally invasive implantation about a heart of at least a deployable device such as a heart assist device or cardiac compression device. The method comprises the steps of performing a left thoracotomy or subxiphoid incision; obtaining access to the pericardial sac; making a generally linear incision in the pericardial sac; positioning an assembly having an insertion aperture member with an upper ring and a lower ring or flange and insertion tube having therein a deployable device. The apparatus of the present invention includes an insertion aperture member having an upper ring and a lower ring or flange; and an insertion tube having therein a deployable device adapted to be deployed from the insertion tube inside the pericardial sac via a generally linear incision. | 05-07-2009 |
Thomas A. Hall, Lexington, TX US
Patent application number | Description | Published |
---|---|---|
20140188002 | INFUSION AND BLOOD COLLECTION DEVICE AND METHOD - An infusion and blood collection device allows clean blood collections into a collection tube via a previously installed angiocatheter without interrupting the administration of intravenous therapies after initial installation. The device optionally includes passive control of the blood collection flow rate to prevent contamination of the collected blood draw with the IV therapy fluid being simultaneously infused through the angiocatheter. A blood collection method uses an infusion and blood collection device to draw a clean blood sample from a patient and into a collection tube via a previously installed angiocatheter without interrupting the administration of intravenous therapies. | 07-03-2014 |
Walter D. Hall, Spring, TX US
Patent application number | Description | Published |
---|---|---|
20110266094 | Lift Truck Safety System - A method of operating a lift truck, the method including the steps of actuating an override to move the lift truck from a safety configuration into a working configuration, positioning a load onto a front end assembly movably attached to the lift truck, disengaging the override, whereby the lift truck may move into the safety configuration once the load is removed from the front end assembly. The lift truck includes a motorized mover, a front end assembly movably coupled to the motorized mover, and a load sensor coupled to the front end assembly. The front end assembly is positionable between a safety configuration and a working configuration. The load sensor detects the presence of the load on the front end assembly. The front end assembly is moved into the safety configuration when the load sensor does not sense the load on the front end assembly. | 11-03-2011 |
20110270496 | Lift Truck Safety System - A lift truck that includes a motorized mover and a front end assembly movably coupled to the motorized mover. The front end assembly is positionable in a safety configuration and a working configuration. The front end assembly includes at least one horizontal member that is movable in a substantially horizontal direction. When the front end assembly is positioned in the safety configuration, at least a portion of the horizontal member is positioned within the footprint of the motorized mover. When the front end assembly is positioned in the working configuration, at least a portion of the horizontal member is positioned outside the footprint of the motorized mover. | 11-03-2011 |
20110308889 | Lift Truck Safety System With Pivoting Fork - A lift truck that includes a motorized mover and a front end assembly movably coupled to the motorized mover. The front end assembly is positionable in a safety configuration and a working configuration. The front end assembly includes at least one vertical member having a bottom end and a top end and at least one horizontal member having a first end and a second end. The first end is pivotally coupled to the bottom end and is moveable between a safety configuration and a working configuration. When the front end assembly is positioned in the working configuration, the horizontal member is oriented substantially perpendicularly with respect to the vertical member and extends in a direction away from the motorized mover. | 12-22-2011 |
William C. Hall, Cedar Park, TX US
Patent application number | Description | Published |
---|---|---|
20130159881 | END-USER PORTAL SYSTEM FOR REMOTE TECHNICAL SUPPORT - A controller provides information regarding end-user dictated content for a plurality of technical support topics to an end-user device prior to the controller receiving any indication of specific technical support required by the end-user. Additionally, the controller provides information regarding available automated technical support to the end-user device prior to the controller receiving any indication of specific technical support required by the end-user. The end-user device provides an indication of selection of at least a portion of the either the information regarding end-user dictated content for a plurality of technical support topics or the information regarding available automated technical support. By providing such information prior to receiving any indication of the specific technical support required by the end-user, the likelihood that the end-user can successfully resolve his/her issue without further intervention is increased. | 06-20-2013 |
William Y. Hall, Frisco, TX US
Patent application number | Description | Published |
---|---|---|
20100088176 | System and Method for Generating Price-Per-Unit (PPU) Discounts for Fuel - A fuel rewards program wherein awards received from the purchase of discount-triggering items at a first transaction are redeemed for a price-per-unit (PPU) discount on fuel. A scanner scans product codes and inputs the information to a POS system through a comparator such that a product may be determined to be a discount-triggering item. Information regarding the discount-triggering item is first stored in a potential buffer. A rewards process processes the information in the potential buffer and stores that information in a filtered potential buffer. A potential file accumulates basic information about one or more transactions. A purchase buffer stores all of the information, which is ultimately printed on a cash register receipt. The receipt may be scanned at a fuel dispenser to begin the redemption of the PPU discount on the fuel. | 04-08-2010 |