Lee, Banciao City
Chih-Hsin Lee, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20100292584 | SPECTRUM ANALYTICAL METHOD FOR QUANTIFYING HEAT-LUNG INTERACTION - The present invention is related to a spectrum analytical method for quantifying hear-lung interaction, which can estimate cardiac function by using a heart-associated monitoring signal. According to the method of the present invention, quantification of heart-lung interaction is conducted by choosing spectrum signals within a specified frequency band, such that the interference to the heart-associated monitoring signals by incidental events occurring at a low frequency, can be avoided. Therefore, the method of the present invention can be performed even in the subjects who are not in a state of general anesthesia or sedation, and hence is very useful in estimating the cardiac function of the test subjects. | 11-18-2010 |
Chih-Yang Lee, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20100072758 | On-Road Energy Conversion and Vibration Absorber Apparatus - An on-road energy conversion and vibration absorber apparatus receives the kinetic energy from moving vehicles and pedestrians when being weighed down, and converts the received kinetic energy into a static energy using a restorable elastic element compressing a fluid thereby storing the static energy in a pressure chamber, and then conducting the pressurized fluid to pass though a check valve along a conduit and drive a vane wheel by releasing its static energy. The vane wheel in turn drives a generator to generate electric energy, the vibration of the vehicles is alleviated by cushion effect provided by the apparatus. | 03-25-2010 |
Ching-Yao Lee, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20080298040 | LATCH FOR INTERFACE CARD - A structure of a latch for an interface card is disclosed. The latch includes a positioning set and a board. The positioning set has a pillar formed at a bottom portion thereof, a protruded frontage with a protruded jointing portion and a connecting portion connected to a limiter, wherein the pillar has a pin positioned at a bottom portion thereof. A first interface card is adapted into the first connector by pressing down the first interface card to be secured by the positioning structure; and a second interface card is adapted into the second connector by pressing down the second interface card to fit the two holes with the jointing portion, and the limiter is covered onto the jointing portion to let the buckling portion of the hole of the limiter support in the hole of the jointing portion to prevent the limiter from coming loose. | 12-04-2008 |
Chung-Chieh Lee, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20100075279 | DENTAL IMPRESSION TRAY AND METHOD OF USING THE SAME - A dental impression tray has a base and a relator. The base has a biting portion and a handle. The biting portion is curved. The handle is formed on the biting portion and has an arc hole that is defined through the handle to receive impression material. The relator has a vertical bar and a horizontal bar. The relator is mounted in the arc hole and is fastened in the arc hole by impression material. The horizontal bar connects perpendicularly to the vertical bar. Therefore, the impression of the teeth to be crowned or veneered as well as the relation between the impression and the patient's face are obtained simultaneously. | 03-25-2010 |
Fung Song Lee, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20110193234 | Methods for Double-Patterning-Compliant Standard Cell Design - A semiconductor chip includes a row of cells, with each of the cells including a VDD line and a VSS line. All VDD lines of the cells are connected as a single VDD line, and all VSS lines of the cells are connected as a single VSS line. No double-patterning full trace having an even number of G0 paths exists in the row of cells, or no double-patterning full trace having an odd number of G0 paths exists in the row of cells. | 08-11-2011 |
Jung-Jen Lee, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20080266402 | METHOD AND DEVICES FOR LINKING AUDIOVISUAL CAPTURE DEVICE - A method and devices for linking an audiovisual capture device, which enable an operator to use a terminal device at his end to locate an audiovisual capture device installed at another end through a network architecture, thereby facilitating the Implementation of the subsequent installation and setting operations. The method includes: execution of a first processing procedure by the audiovisual capture device, and execution of a second processing procedure by the terminal device. After the two processing procedures have been completed, the information linking is effected between the terminal device and the audiovisual capture device, which enables the operator to use the terminal device to execute installation and setting up of the audiovisual capture device. | 10-30-2008 |
20080279164 | METHOD FOR CONNECTING TO A WIRELESS NETWORK - The present invention provides a method for connecting with a wireless network device. The method includes following steps: upon configuring the wireless network device, executing a first target procedure to connect the wireless network device with the terminal device; executing a second target procedure, allowing the sharing device to be searched by the wireless network device according to at least one target signal; executing a third target procedure to select a target sharing device corresponding to the wireless network device according to the target signal; and connecting wirelessly the wireless network device with the target sharing device. | 11-13-2008 |
20080285484 | METHOD FOR ANALYZING A NETWORK ENVIRONMENT - A method for analyzing a network environment, in which the method comprises the following steps: Acquiring a plurality of connection data of all network cards of a terminal device; according to connection data, determining whether or not a terminal device uses a PPPoEconnection is used to connect to a network system; determining whether or not an IP address of the terminal device is a public IP address and determining whether or not the terminal device uses DHCP to acquire a target IP address. | 11-20-2008 |
Shu-Yuan Lee, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20090003145 | Automatic Disc Eject Device for a Disc-loading Tray of an Optical Disc Drive - An automatic disc eject device for a disc-loading tray of an optical disc drive comprises: a disc-loading frame, a movable disc-loading piece and a pivot. The movable disc-loading piece is connected to the disc-loading frame by a pivot to form a disc-loading tray. When ejecting the disc, the movable disc-loading piece rotates downward about the pivot to allow the optical disc to fall by gravity without having to take the disc out of the disc-loading tray manually. Therefore, the automatic disc eject device can improve the disc-burning efficiency and speed, reduce the labor consumption and improve the productivity. | 01-01-2009 |
Tzung-Chi Lee, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20100001332 | INTEGRATING A CAPACITOR IN A METAL GATE LAST PROCESS - A semiconductor device is provided which includes a semiconductor substrate having a first region and a second region, transistors having metal gates formed in the first region, and at least one capacitor formed in the second region. The capacitor includes a top electrode having at least one stopping structure formed in the top electrode, the at least one stopping structure being of a different material from the top electrode, a bottom electrode, and a dielectric layer interposed between the top electrode and the bottom electrode. | 01-07-2010 |
20100052060 | Dummy gate structure for gate last process - A semiconductor device is provided which includes a semiconductor substrate having a first portion and a second portion, transistors formed in the first portion of the substrate, each transistor having a gate structure with a high-k dielectric and a metal gate, a device element formed in the second portion of the substrate, the device element being isolated by an isolation region, and a polishing stopper formed adjacent the isolation region and having a surface that is substantially planar with a surface of the gate structures of the transistors in the first region. | 03-04-2010 |
Wang-Tsai Lee, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20110182019 | DISPLAY STRUCTURE OF SLIP-COVER-HINGE ELECTRONIC DEVICE - A display structure of a slip-cover-hinge electronic device, which includes a housing, a display module, two track modules and a flexible-printed-circuit module, is disclosed. The housing has an accommodated cavity formed with a bottom wall, two parallel slots formed respectively at two opposite ends of the bottom wall, and a passageway formed between the two slots and on the bottom wall. The display module is connected within the cavity. Each track module has a track disposed on the opposite ends of the bottom wall and a skid slidably arranged onto the corresponding tracks for gliding in corresponding slots. The flexible-printed-circuit module has at least a flexible-printed-circuit member, which includes an electrical connection portion and a resilient portion flexibly extending from the electrical connection portion. The resilient portion extends out of the passageway of the housing, and the resilient portion is partially self-overlapped to be capable of stretching outwardly. | 07-28-2011 |
Wei-Ching Lee, Banciao City TW
Patent application number | Description | Published |
---|---|---|
20110127978 | PWM CONTROLLER WITH LOW UVLO VOLTAGE - The present invention discloses a PWM controller with low UVLO voltage for switching power applications, having a power supply end coupled to a main input voltage via a resistor and coupled to a ground via a capacitor, and an output end coupled to the gate terminal of a primary side transistor requiring a minimum gate voltage, the PWM controller comprising: a UVLO unit; used for performing a hysteresis comparison of a supply voltage at the power supply end with a UVLO_ON voltage and a UVLO_OFF voltage to generate a control signal, wherein the UVLO_OFF voltage can be as low as the minimum gate voltage; a PWM unit, actuated by the control signal to deliver a PWM signal; and a driving stage, comprising a PMOS transistor having a gate coupled to the PWM signal, a source coupled to the supply voltage and a drain coupled to the output end. | 06-02-2011 |