Patent application number | Description | Published |
20100152464 | SYNTHETIC PROCESS FOR AMINOCYCLOHEXYL ETHER COMPOUNDS - Methods for the preparation of stereoisomerically substantially aminocyclohexyl ether compounds such as trans-(1R,2R)-aminocyclohexyl ether compounds and/or trans-(1S,2S)-aminocyclohexyl ether compounds as well as various intermediates and substrates are disclosed. | 06-17-2010 |
20110086091 | STABLE CRYSTAL MODIFICATIONS OF DOPC - The invention relates to stable crystal modifications of (R,S)-, (R)- and ( | 04-14-2011 |
20130102791 | SYNTHETIC PROCESS FOR AMINOCYCLOHEXYL ETHER COMPOUNDS - Methods for the preparation of stereoisomerically substantially aminocyclohexyl ether compounds such as trans-(1R,2R)-aminocyclohexyl ether compounds and/or trans-(1S,2S)-aminocyclohexyl ether compounds as well as various intermediates and substrates are disclosed. | 04-25-2013 |
20140093558 | STABLE CRYSTAL MODIFICATIONS OF DOTAP CHLORIDE - The present invention relates to crystal modifications of racemic (2R,S)- and enantiomerically pure (2R)-resp. (2S)-DOTAP chloride, to processes for the preparation thereof, and to the use thereof for the preparation of pharmaceutical compositions. | 04-03-2014 |
20140370081 | STABLE CRYSTAL MODIFICATIONS OF DOTAP CHLORIDE - The invention relates to enantiomerically pure DOTAP chloride and stable crystal modifications of (2R,S)-, (25)- and (2R)-DOTAP chloride, to a process for the preparation of these modifications, and to the use thereof as constituent for the preparation of medicaments. | 12-18-2014 |
Patent application number | Description | Published |
20080263318 | Timed ports - A processor has an interface portion and an interior environment. The interface portion comprises: at least one port arranged to receive a current time value; a first register associated with the port and arranged to store a trigger time value; and comparison logic configured to detect whether the current time value matches the trigger time value and, provided that said match is detected, to transfer data between the port and an external environment and alter a ready signal to indicate the transfer. The internal environment comprises: an execution unit for transferring data between the at least one port and the internal environment; and a thread scheduler for scheduling a plurality of threads for execution by the execution unit, each thread comprising a sequence of instructions. The scheduling includes scheduling one or more of said threads for execution in dependence on the ready signal. | 10-23-2008 |
20080263330 | Clocked ports - A processor has an interface portion and an internal environment. The interface portion comprises at least one port. The internal environment comprises an execution unit arranged to execute instructions in dependence on a first timing signal and to transfer data between the interior portion and the at least one port in dependence on the first timing signal; and a thread scheduler for scheduling a plurality of threads for execution by the execution unit, each thread comprising a sequence of instructions and the thread scheduler being arranged to schedule the threads in dependence on the first timing signal. The port is arranged to transfer data between the port and an external environment in dependence on a second timing signal, and to alter a ready signal in dependence on the second timing signal to indicate a transfer of data with the external environment. The thread scheduler is configured to schedule one or more associated threads for execution in dependence on the ready signal. | 10-23-2008 |
20090013323 | SYNCHRONISATION - The invention provides a processor comprising an execution unit arranged to execute multiple program threads, each thread comprising a sequence of instructions, and a plurality of synchronisers for synchronising threads. Each synchroniser is operable, in response to execution by the execution unit of one or more synchroniser association instructions, to associate with a group of at least two threads. Each synchroniser is also operable, when thus associated, to synchronise the threads of the group by pausing execution of a thread in the group pending a synchronisation point in another thread of that group. | 01-08-2009 |
20090013329 | THREAD COMMUNICATIONS - The invention relates to a device comprising a processor, the processor comprising: an execution unit for executing multiple threads, each thread comprising a sequence of instructions; and a plurality of sets of thread registers, each set arranged to store information relating to a respective one of the plurality of threads. The processor also comprises circuitry for establishing channels between thread register sets, the circuitry comprising a plurality of channel terminals and being operable to establish a channel between one of the thread register sets and another thread register set via one of the channel terminals and another channel terminal. Each channel terminal comprises at least one buffer operable to buffer data transferred over a thus established channel and a channel terminal identifier register operable to store an identifier of the other channel terminal via which that channel is established. | 01-08-2009 |