Racape
Emmanuel Racape, Aix En Provence FR
Patent application number | Description | Published |
---|---|---|
20100127752 | LEVEL SHIFTER WITH LOW VOLTAGE DEVICES - A voltage level shifter is disclosed that includes low voltage devices. In some implementations, a voltage level shifter having a differential structure includes low voltage, complementary N-channel metal oxide semiconductor (NMOS) input transistors and low voltage, complementary cross-coupled P-channel metal oxide semiconductor (PMOS) output transistors. One or more complementary NMOS/PMOS series intermediate transistor pairs are interposed between respective drains of the NMOS transistors and PMOS transistors to limit high voltage drops across the NMOS input transistors and PMOS output transistors. In some implementations, each intermediate transistor pair is biased by a single intermediate voltage. The sources of the low voltage devices are connect to a bulk/substrate. The complementary outputs of the level shifter can be taken from the drains of the NMOS/PMOS series intermediate transistor pairs. | 05-27-2010 |
20100246282 | VOLTAGE GENERATOR FOR MEMORY ARRAY - A high voltage may be generated for programming memory cells in a memory array. A middle voltage may also be generated for reading memory cells in the memory array. Control logic and switches may be used to select between the high voltage and the middle voltage. A first oscillator generates clock signals at a high frequency for generating the voltages, and a low frequency oscillator may be used to generate pulses at a lower frequency than the first oscillator to allow the first oscillator to operate only during such pulses to conserve power during a stand-by mode of operation to maintain the middle or medium voltage. | 09-30-2010 |
20130322185 | Memory Decoder Circuit - A decoder circuit includes high voltage and low voltage transistors. The decoder circuit uses the high voltage transistors during modify operations to provide a high voltage, e.g., a boosted voltage, to memory cells to change memory cell status or perform other operations. The decoder circuit uses the low voltage transistors during read operations. | 12-05-2013 |
Fabien Racape, Rennes FR
Patent application number | Description | Published |
---|---|---|
20110081093 | IMAGE CODING METHOD WITH TEXTURE SYNTHESIS - Method for coding using a technique for synthesis of images and image regions exploiting a synthesis algorithm that operates on a set of patches, this operation carried out through the intermediary of a low resolution image, comprising the following steps: | 04-07-2011 |
20120128068 | METHOD FOR DECODING A STREAM OF CODED DATA REPRESENTATIVE OF A SEQUENCE OF IMAGES AND METHOD FOR CODING A SEQUENCE OF IMAGES - A method for decoding a stream of coded data representative of a sequence of images is disclosed. The decoding method comprises | 05-24-2012 |
20120243607 | METHOD FOR IMAGE CODING AND DECODING - A method for coding an image divided into sub-regions is described. The coding method comprises the following steps: | 09-27-2012 |
20120250764 | PROCESS FOR CODING VIDEO DATA OF A SEQUENCE OF IMAGES - The process comprising splitting of an image into blocks, intra coding of a current block using spatial prediction based on a matching pursuit algorithm selecting, from a dictionary of atoms, the atom the most correlated with a causal neighborhood of the current block, is characterized in that it performs the following steps: determination of the two dimensional shift between the causal neighborhood and the selected atom, generation of at least, a new phased atom taking into account the values of the two dimensional spatial shift, use of this new atom for intra prediction, according to the matching pursuit algorithm, if better correlated than the selected one. Application to video data compression. | 10-04-2012 |
20130208807 | METHOD FOR CODING AND METHOD FOR RECONSTRUCTION OF A BLOCK OF AN IMAGE SEQUENCE AND CORRESPONDING DEVICES - A method for decoding a video picture comprising coded structured regions and textured regions is disclosed. A reference texture patch is constituted of a part or of blocks of the structured region found around the textured region and the pixels of the textured region are synthesized sequentially according to a spiral type scanning around the textured region, the causal area being found inside the reference texture patch at least for the first round of synthesis. | 08-15-2013 |
20140064630 | METHOD AND DEVICE FOR RECONSTRUCTING A SELF-SIMILAR TEXTURED REGION OF AN IMAGE - The invention proposes a method for reconstructing a self-similar textured region of an image. Said method comprises determining pixels of a part of the self-similar textured region by copying sample pixels from a sample part of the self-similar textured region, the sample pixels being selected using a neighbourhood matching, wherein a size of neighbourhoods used for matching is selected based on an analysis of descriptors computed from coefficients of OCT transform of differently sized blocks of the sample part. The analysis of descriptors computed from coefficients of DCT transform of differently sized blocks of the sample part allows for determining the neighbourhood size close to a feature size of the texture. | 03-06-2014 |
Fabien Racape, Cesson Sevigne Cedex FR
Patent application number | Description | Published |
---|---|---|
20110280309 | METHOD FOR DECODING A STREAM REPRESENTATIVE OF A SEQUENCE OF PICTURES, METHOD FOR CODING A SEQUENCE OF PICTURES AND CODED DATA STRUCTURE - A method for decoding a stream of coded data representative of a sequence of pictures is described. The method comprises the following steps: | 11-17-2011 |
Fabien Racape, Berlin DE
Patent application number | Description | Published |
---|---|---|
20140056348 | METHODS AND DEVICE FOR RECONSTRUCTING AND CODING AN IMAGE BLOCK - A method for reconstruction of a current block predicted from at least one reference block is described. The method comprises the steps for: | 02-27-2014 |
Maud Racape, Nantes FR
Patent application number | Description | Published |
---|---|---|
20100305038 | DIAGNOSTIC OF IMMUNE GRAFT TOLERANCE USING TMTC3 GENE EXPRESSION LEVELS - The present invention concerns a method for the in vitro diagnosis or prognosis of a graft tolerant or graft non-tolerant phenotype, comprising: determining from a grafted subject biological sample an expression profile comprising TMTC3 gene, optionally measuring other parameters, and determining the presence of a graft tolerant or graft non-tolerant phenotype from said expression profile and optional other parameters, wherein said method does not comprise determining an expression profile comprising, in addition to TMTC3, the following 7 genes: BUB1B, CDC2, CHEK1, MS4A1, RAB30, RHOH, and SYNGR3. Said method may further comprise, if said subject is diagnosed as a graft non-tolerant subject, diagnosing from the expression profile if said subject is developing chronic rejection. The present invention also relates to a medicament comprising a TMTC3 protein, or a fragment, an analogue or an analogue fragment thereof, in particular for the treatment, prevention, delay or inhibition of graft rejection. | 12-02-2010 |