Chih-Liang
Chih-Liang Chang, Yung Kang City TW
Patent application number | Description | Published |
---|---|---|
20130243064 | EXPERT ANTENNA CONTROL SYSTEM - A method and system for actively selecting antenna sets for a client are disclosed. In a first aspect, the method comprises sending a first channel packet from a transmitter to a receiver and sending a second channel packet corresponding to the received first channel packet from the receiver to the transmitter. The method includes collecting statistics of an antenna set related to the sending of the first and the second channel packets. The method includes comparing the collected statistics to previously collected statistics of another antenna set to select one of the antenna set and the another antenna set. In a second aspect, the system comprises a processor and a memory device coupled to the processor, wherein the memory device stores an application which, when executed by the processor, causes the processor to carry out the steps of the method. | 09-19-2013 |
20150271787 | EXPERT ANTENNA CONTROL SYSTEM - A method and system for actively selecting antenna sets for a client are disclosed. In a first aspect, the method comprises sending a first channel packet with a selected MCS rate from a transmitter to a receiver and determining the first channel packet is received by the receiver when the transmitter receives a second channel packet corresponding to the received first channel packet from the receiver. The method includes storing the selected MCS rate. The method includes comparing the selected MCS rate to previously stored selected MCS rate of another antenna set to select one of the antenna set and the another antenna set. In a second aspect, the system comprises a processor and a memory device coupled to the processor, wherein the memory device stores an application which, when executed by the processor, causes the processor to carry out the steps of the method. | 09-24-2015 |
Chih-Liang Chen, Pateh City TW
Patent application number | Description | Published |
---|---|---|
20090176623 | Adductor Exerciser - An adductor exerciser has a stanchion, a stand, a crossbar and two legs. The stanchion has an upper end and a lower end. The stand is attached to the lower end. The crossbar is attached to the upper end of the stanchion. Each leg is pivotally connected to the crossbar and has a distal end and a pedal assembly. The pedal assembly is mounted rotatably to the distal end of the leg. | 07-09-2009 |
20120165160 | Elliptical trainer having two crank assemblies - An elliptical trainer has a base, and two crank assemblies, a handle assembly and a linkage assembly mounted on the base. Each crank assembly has two cranks and a transmission wheel. A transmission strip is mounted around the transmission wheels of the crank assemblies to simulate rotations of the crank assemblies. The linkage assembly connects the cranks of the crank assemblies to the handle assembly. When the elliptical trainer is operated, the linkage assembly drives the cranks to alternately rotate upwardly and downwardly. The cranks that rotate downwardly drag the other cranks to rotate upwardly. Therefore, the crank assemblies and the linkage assembly operate smoothly, and consequently, the user is capable of smoothly performing walking or running movements. | 06-28-2012 |
Chih-Liang Chen, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130313615 | INTEGRATED CIRCUIT LAYOUT HAVING MIXED TRACK STANDARD CELL - An integrated circuit layout having a mixed track standard cell configuration that having a mixed track standard cell configuration that includes first well regions of a predetermined height and second well regions of a predetermined height, the first and second well regions are arranged within a substrate, first conductors and second conductors arranged and extending across regions of corresponding first and second well regions, and a plurality of standard cells in multiple rows. The standard cells include a first substantially equal to standard cell having a first cell height substantially equal to I(X+Y)+X or Y, wherein X is one half the predetermined height of the first well region, Y is one half the predetermined height of the second well region, and I is a positive integer. | 11-28-2013 |
20150179529 | THERMAL ANALYSIS FOR TIERED SEMICONDUCTOR STRUCTURE - Among other things, one or more systems and techniques for analyzing a tiered semiconductor structure are provided. One or more segments are defined for the tiered semiconductor structure. The one or more segments are iteratively evaluated during electrical simulation while taking into account thermal properties to determine power metrics for the segments. The power metrics are used to determine temperatures generated by integrated circuitry within the segments. Responsive to a segment having a temperature above a temperature threshold, a temperature action plan, such as providing an alert or inserting one or more thermal release structures into the segment, is implemented. In this way, the one or more segments are iteratively evaluated to identify and resolve thermal and reliability issues. | 06-25-2015 |
20150332962 | Structure and Method for Semiconductor Device - Provided is a semiconductor device and methods of forming the same. The semiconductor device includes a substrate having source/drain regions and a channel region between the source/drain regions; a gate structure over the substrate and adjacent to the channel region; source/drain contacts over the source/drain regions and electrically connecting to the source/drain regions; and a contact protection layer over the source/drain contacts. The gate structure includes a gate stack and a spacer. A top surface of the source/drain contacts is lower than a top surface of the spacer, which is substantially co-planar with a top surface of the contact protection layer. The contact protection layer prevents accidental shorts between the gate stack and the source/drain regions when gate vias are formed over the gate stack. Therefore, gate vias may be formed over any portion of the gate stack, even in areas that overlap the channel region from a top view. | 11-19-2015 |
20150349071 | SEMICONDUCTOR ARRANGEMENT AND FORMATION THEREOF - A semiconductor arrangement and methods of formation are provided. The semiconductor arrangement includes a first contact having first contact dimensions that are relative to first gate dimensions of at least one of a first gate or a second gate, where relative refers to a specific relationship between the first contact dimensions and the first gate dimensions. The first contact is between the first gate and the second gate. The first contact having the first contact dimensions relative to the first gate dimensions has lower resistance with little to no increased capacitance, as compared to a semiconductor arrangement having first contact dimensions not in accordance with the specific relationship. The semiconductor arrangement having the lower resistance with little to no increased capacitance exhibits at least one of improved performance or reduced power requirements than a semiconductor arrangement that does not have such lower resistance with little to no increased capacitance. | 12-03-2015 |
Chih-Liang Chiang, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20150345193 | FIXING APPARATUS AND COMPUTER APPARATUS USING THE SAME - A fixing apparatus comprises a base, a locking structure, an operating member, a first elastic member and a second elastic member. The base has an opening. The locking structure is movably disposed at the opening along a second direction. The operating member is movably disposed at the second surface along a first direction perpendicular to the second direction. The first elastic member is connected with the operating member and the base. The second elastic member is connected with the locking structure and the base. When the operating member moves along the first direction and compresses the first elastic member, the locking structure moves along the second direction by a resilient force of the second elastic member and exposes the opening. When the operating member moves along an opposite direction of the first direction, the locking structure moves along an opposite direction of the second direction and covers the opening. | 12-03-2015 |
Chih-Liang Chu, Sinfong Township TW
Patent application number | Description | Published |
---|---|---|
20090039493 | Packaging substrate and application thereof - A packaging substrate is disclosed in the present invention, which includes a substrate body having a first surface and an opposite second surface. The first surface has a first cavity, and the second surface has a second cavity. The first cavity corresponds to and is interlinked to the second cavity. In order to provide a space for disposing a chip, the dimension of the second cavity is larger than that of the first cavity, such that there is a step at the interlinking region between the first cavity and the second cavity. Additionally, a plurality of wire bonding pads are disposed on the first surface around the first cavity. A package structure comprising the packaging substrate and the application thereof are also provided in the present invention. | 02-12-2009 |
Chih-Liang Fan, Taoyuan TW
Patent application number | Description | Published |
---|---|---|
20150160076 | TEMPERATURE MEASURING APPARATUS - The present invention discloses an improved temperature measuring apparatus, which at least comprises a temperature measurement device and a mobile electronic part. The temperature measurement device is provided with a temperature sensing unit, a signal processing unit and a first transmission unit. The signal processing unit is connected with the temperature sensing unit and the first transmission unit, respectively. The mobile electronic part is provided with a second transmission unit, a control unit, a display unit and a power supply. The control unit is connected with the second transmission unit, the display unit and the power supply, respectively, and the second transmission unit is connected with the first transmission unit so as to receive a measurement result from the temperature measurement device, and the display unit displays the measurement result. Therefore, the present invention has such effects as easy operation, plug-and-play, and timely measuring. | 06-11-2015 |
Chih-Liang Fang, Hsintien City TW
Patent application number | Description | Published |
---|---|---|
20090021918 | STACKED HEAT-TRANSFER INTERFACE STRUCTURE - A stacked heat-transfer interface structure for dissipating heat from a circuit board is disclosed to include a heat plate affixed to the circuit board, and relatively thinner first heat transfer devices and relatively thicker second heat transfer devices respectively attached to first and second heat generating electronic devices of the circuit board that have different heights for transferring heat from the first and second heat generating electronic devices of the circuit board to the heat plate for dissipation. Each first heat transfer device comprises a first heat-transfer sheet member having a high heat conductivity and a low thermal resistance and bonded to one first heat generating electronic device, an elastically deformable second heat-transfer sheet member having a low heat conductivity and a high thermal resistance and bonded to the heat plate to compensate for height tolerance of the respective first heat generating electronic device, and a heat-transfer block for spreading heat energy from the first heat-transfer sheet member onto the heat plate through the second heat-transfer sheet member. | 01-22-2009 |
Chih-Liang Fang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20090021914 | Air guide with heat pipe and heat sink and electronic apparatus equipped with the same - The invention discloses an air guide with at least one heat sink and at least one heat pipe. The heat pipe of the air guide can conduct the heat generated by a heat source to the heat sink of the air guide. The heat sink of the air guide increases the area of heat dissipation, and the distribution of the heat sink enables more blown-in air to carry the heat away. Accordingly, the air guide of the invention can increase the efficiency of heat dissipation within an electronic device. | 01-22-2009 |
Chih-Liang Fang, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20140063731 | ADJUSTABLE HEAT SINK ASSEMBLY - An adjustable heat sink assembly includes a thermo-conductive bottom panel having a flat contact face protruded from the bottom wall thereof, elevation-adjustment fasteners mounted in the thermo-conductive bottom panels and fastened to a circuit board and vertically adjusted to keep the flat contact face in positive contact with a heat source at the circuit board, a thermo-conductive top panel, pitch-adjustment fasteners joining the thermo-conductive bottom panel and the thermo-conductive top panel and adjustable to control the distance between the thermo-conductive bottom panel and the thermo-conductive top panel and to keep the thermo-conductive top panel in positive contact with the housing, face panel or radiation fin of the electronic apparatus using the circuit board, and heat pipes connected between the thermo-conductive bottom panel and the thermo-conductive top panel. | 03-06-2014 |
Chih-Liang Huang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20100308781 | Quick-Start Low Dropout Regulator - A low dropout regulator includes an error amplifier, an N-type depletion MOSFET, a first switch, a second switch, a low-pass filter resistor, and a low-pass filter capacitor. By switching on both the first switch and the second switch, a voltage level of an output node at a negative input terminal of the error amplifier may be rapidly raised to be close to and lower than a voltage level of an input node at a gate of the N-type depletion MOSFET. Both the first switch and the second switch are then switched off immediately so that the voltage level of the output node is gradually raised to be equal to the voltage level of the input node through the low-pass filter resistor. | 12-09-2010 |
Chih-Liang Liao, Kuei Shan Hsiang TW
Patent application number | Description | Published |
---|---|---|
20110001916 | LIQUID CRYSTAL DISPLAY DEVICE - A liquid crystal display device is disclosed, which comprises an upper substrate, a lower substrate, and a liquid crystal layer. The lower substrate has several pixel electrodes, metal lines, and switch elements thereon. Each switch element comprises a source electrode, a drain electrode, a gate electrode, and an opening between the source electrode and the drain electrode. A passivation layer covering the surface of the source electrode and the drain electrode forms two inclined planes separately on two sides. The two inclined planes face each other and are locating on a kink or step of the source electrode and drain electrode. The inclined planes also contact each other at the upper side of the opening. The inclinations of the inclined planes to the lower substrate are in a range from 5 to 50 degrees. | 01-06-2011 |
Chih-Liang Su, Jhonghe City TW
Patent application number | Description | Published |
---|---|---|
20090152571 | Array type light-emitting device with high color rendering index - An array type light-emitting device with high color rendering index includes: a substrate, an array type light-emitting module, a plurality of wavelength-converting layers, and a plurality of transparent layers. The array type light-emitting module is composed of a plurality of light-emitting chip rows, and each light-emitting chip row has a plurality of first light-emitting chips and at least one second light-emitting chip. The wavelength-converting layers are respectively covered on the first light-emitting chips. Therefore, a part of visible light emitted by the first light-emitting chips is absorbed and converted into visible light with another emission peak wavelength range via the wavelength-converting layers, and the visible light with another emission peak wavelength range mixes with projecting light projected from the second light-emitting chips to make the array type light-emitting device generate mixed white light with a color rendering index of between 90 and 95. | 06-18-2009 |
20090152572 | Array type light-emitting device with high color rendering index - An array type light-emitting device includes a substrate, an array type light-emitting module, a wavelength-converting layer set, and a plurality of transparent layer sets. The array type light-emitting module is composed of a blue, a red, a green, a yellow and an amber light-emitting chip sets. The wavelength-converting layer set is covered on the blue light-emitting chip set. The transparent layer sets are respectively covered on the red, the green, the yellow, the amber light-emitting chip sets. Therefore, a part of visible light emitted by the blue light-emitting chip set is absorbed and converted into visible light with another emission peak wavelength range via the wavelength-converting layer set, and the visible light mixes with projecting light projected from the red, the green, the yellow and the amber light-emitting chip sets to make the array type light-emitting device generate white light with a color rendering index of between 90 and 96. | 06-18-2009 |
Chih-Liang Wu, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20130172725 | BIOMETRIC INFORMATION SENSING DEVICE - A biometric information sensing device for attaching to a body surface of a biological body for sensing the biometric information such as heartbeat, respiration, positioning, or body movement includes at least one piezoelectric layer having piezoelectric conversion function. The piezoelectric layer includes at least one bending portion and at least one adhesive portion, wherein the adhesive portion is directly or indirectly attached to the biological body to sense deformation of the surface of the biological body and the bending portion enhances the deformation to transform into an electrical sensing signal to transmit to a circuit broad, via signal processing and transmits to a remote control unit for analyzing the biometric information of the biological body. The sensitivity is enhanced by the bending portion of the piezoelectric layer to improve signal-to-noise ratio. | 07-04-2013 |
Chih-Liang Wu, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20110066720 | NETWORK CONNECTION STATUS DETECTING SYSTEM AND METHOD THEREOF - A network connection status detecting system is provided for detecting a network connection status of a server, and the detecting system includes a plurality of monitoring servers and a central processing server. Each monitoring server is communicably coupled to the server and continues detecting the network connection status of the server. If the detected network connection status of the server is offline, offline information including an offline starting time will be produced. The central processing server contains a selected time interval and receives the offline information to compute a time difference between the offline starting times. If all time differences are smaller than the selected time interval, then the central processing server determines that the network connection status of the server is an offline status and records the earliest offline starting time as an offline time. | 03-17-2011 |
Chih-Liang Wu, Chiayi County TW
Patent application number | Description | Published |
---|---|---|
20080231585 | DISPLAY APPARATUS OF DYNAMIC IMAGE AND DISPLAY METHOD THEREOF - A display apparatus of a dynamic image and a display method thereof are provided. The display method includes the following steps. An image signal is received and then displayed through either a black insertion (BI) technology or a dynamic backlight luminance (DBL) technology according to image luminance. The image signal is displayed through the BI technology when the image signal is in a bright state and through the DBL technology when the image signal is in a dark state, so as to prevent a zebra effect from being exerted by employing both technologies simultaneously. | 09-25-2008 |