Patent application number | Description | Published |
20100111596 | Vibration Damper Having a Fastening Cone - A cylinder having an attachment on which a component having an internal taper surface is fixed, wherein in a positive anti-turning connection is in effect between the cylinder, and the taper connection has at least two regions in the circumferential direction having a smaller and a larger taper angle. | 05-06-2010 |
20110056785 | Vibration Damper - A vibration damper including a cylinder with a cylinder-side connection member. The at least one mounted component is fastened to the cylinder by a material bond. The cylinder and the mounted component are made of plastic. The mounted component and/or the cylinder are based on at least one ready-prepared semi-finished product that forms the surface of the vibration damper on at least one body side in the final state. Plastic supplemental volume fractions determine the finished body contour. | 03-10-2011 |
20110057369 | Plastic Spring For A Motor Vehicle Chassis - A plastic spring having a corrugated tubular body with connection surfaces at its ends for transmitting force between two structural component parts which are movable relative to one another. A connection surface of the plastic spring is constructed as a tubular body which engages in a cup element of one of the supporting structural component parts. The cup element can be filled with a displacement mass, and the tubular body accordingly carries out a displacing movement within the cup element for axially adjusting the preloading of the plastic spring. | 03-10-2011 |
20110215209 | Supporting Tube With A Vibration Damper - A supporting tube for a vibration damper including an axial supporting surface on which rests an outer cylinder of the vibration damper. A fixing cap which holds a second axial supporting surface for securing the cylinder against loading in the opposing direction. The fixing cap is connected to the supporting tube by positive engagement, and separate locking elements for both parts are arranged between the fixing cap and the supporting tube, which locking elements position the outer cylinder relative to the supporting tube. | 09-08-2011 |
20150069688 | VIBRATION DAMPER FOR A MOTOR VEHICLE - A vibration damper for a motor vehicle includes at least one cylinder tube with a longitudinal extension axis and a support spring, wherein the support spring has a first end portion and a second end portion, the support spring surrounds the cylinder tube in circumferential direction and is axially supported by the first end portion indirectly at a supporting device of the motor vehicle with respect to the longitudinal extension axis of the cylinder tube, and wherein the support spring is axially supported by its second end portion at the cylinder tube of the vibration damper. The cylinder tube has a spring disk which is formed integral with the cylinder tube, is formed out of the cylinder tube, and has a supporting surface for an end coil of the support spring. | 03-12-2015 |
Patent application number | Description | Published |
20110042722 | INTEGRATED CIRCUIT STRUCTURE AND MEMORY ARRAY - An integrated circuit structure includes a plurality of first doped regions disposed in a substrate in a matrix having odd columns and even columns each immediately adjacent to a corresponding one of the odd columns, a plurality of buried bit lines disposed in the substrate to electrically connect to the plurality of first doped regions of the same odd column in the matrix, and a plurality of surface bit lines disposed above an uppermost surface of the substrate, wherein each of the surface bit lines electrically connects to the first doped regions of the same even column in the matrix. | 02-24-2011 |
20110044100 | FLASH MEMORY CELL AND METHOD FOR OPERATING THE SAME - A flash memory cell according to the present invention includes a first charge-trapping region and a second charge-trapping region disposed in a semiconductor substrate, a first doped region disposed in the semiconductor substrate at a first side of the first charge-trapping region, a second doped region disposed in the semiconductor substrate at a second side of the first charge-trapping region, a first dielectric layer separating the semiconductor substrate from the first charge-trapping region and the second charge-trapping region, a first conductor disposed above the first charge-trapping region, and a second dielectric layer separating the first charge-trapping region from the first conductor, wherein the second charge-trapping region is configured to influence the conduction behavior of a carrier channel in the semiconductor substrate under the first charge-trapping region. | 02-24-2011 |
20110227145 | DUAL VERTICAL CHANNEL TRANSISTOR AND FABRICATION METHOD THEREOF - A dual vertical channel transistor includes a tuning fork-shaped substrate body; a buried bit line embedded at a bottom of a recess between two prong portions of the tuning fork-shaped substrate body; an out-diffused drain region adjacent to the buried bit line in the tuning fork-shaped substrate body; a source region situated at a top portion of each of the two prong portions of the tuning fork-shaped substrate body; an epitaxial portion connecting the two prong portions of the tuning fork-shaped substrate body between the out-diffused drain region and the source region; a front gate situated on a first side surface of the tuning fork-shaped substrate body; and a back gate situated on a second side surface opposite to the first side surface of the tuning fork-shaped substrate body. | 09-22-2011 |
20110241105 | SEMICONDUCTOR MEMORY DEVICE - A semiconductor memory device positioned on an SOI substrate. A semiconductor memory device includes two transistors with three terminals which serve as a source, a reading drain and a writing drain, respectively. The writing drain is heavily-doped for high writing efficiency. A floating body region for storing charges is also heavily-doped to reach long data retention time. | 10-06-2011 |
20110250710 | ELECTRICAL ALIGNMENT MARK SET AND METHOD FOR ALIGNING WAFER STACK - An electrical alignment mark set and the method for using the same is disclosed. The electrical alignment mark set includes at least a top mark and a bottom mark. The top mark includes multiple pads disposed on a top wafer and having first pads and second pads, and a monitoring via electrically connected to the first pads. The bottom mark includes a first bottom pad corresponding to the monitoring via and a second bottom pad corresponding to the second pads. Further the first bottom pad and the second bottom pad are electrically connected to each other so that the monitoring via maybe electrically connected to the second pads by means of the first bottom pad when the top mark and the bottom mark are aligned with each other. | 10-13-2011 |
20110260297 | THROUGH-SUBSTRATE VIA AND FABRICATION METHOD THEREOF - A method for fabricating a through-substrate via structure. A semiconductor substrate is provided. A first via hole is etched into the semiconductor substrate. A spacer is formed on sidewall of the first via hole. The semiconductor substrate is etched through the first via hole to form a second via hole. The second via hole is wet etched to form a bottle-shaped via hole. An insulating layer is formed lining a lower portion of the bottle-shaped via hole. A first conductive layer is deposited within the bottle-shaped via hole, wherein the first conductive layer define a cavity. A bond pad is formed on a front side of the semiconductor substrate, wherein the bond pad is electrically connected with the first conductive layer. A back side of the semiconductor substrate is polished to reveal the cavity. The cavity is filled with a second conductive layer. | 10-27-2011 |
20110298041 | SINGLE-GATE FINFET AND FABRICATION METHOD THEREOF - A single-gate FinFET structure includes an active fin structure having two enlarged head portions and two respective tapered neck portions that connect the enlarged head portions with an underlying ultra-thin body. Two source/drain regions are doped in the two enlarged head portions respectively. An insulation region is interposed between the two source/drain regions. A trench isolation structure is disposed at one side of the tuning fork-shaped fin structure. A single-sided sidewall gate electrode is disposed on a vertical sidewall of the active fin structure opposite to the trench isolation structure. | 12-08-2011 |
20120032339 | INTEGRATED CIRCUIT STRUCTURE WITH THROUGH VIA FOR HEAT EVACUATING - An integrated circuit structure includes a semiconductor substrate, an active device disposed on a first region of the semiconductor substrate, a layer stack disposed on a second region of the semiconductor substrate, a through via penetrating through the layer stack and the semiconductor substrate, and a third dielectric layer disposed between the through via and the semiconductor substrate. In one embodiment of the present invention, the layer stack includes a first dielectric layer disposed on the semiconductor substrate and a heat-conducting member disposed on the first dielectric layer. | 02-09-2012 |
20120083053 | METHOD FOR ALIGNING WAFER STACK - A method for aligning a wafer stack includes providing a wafer stack including a top wafer with a top mark and a bottom wafer with a bottom mark in particular the top mark and the bottom mark capable of corresponding to each other; adjusting a relative position between the top wafer and the bottom wafer so that the top mark and the bottom mark are in contact with each other; applying an electrical signal on the top mark to obtain an electrical reading and optimizing the electrical reading to substantially align the wafer stack. | 04-05-2012 |
20120126412 | INTEGRATED CIRCUIT DEVICE AND METHOD OF FORMING THE SAME - An integrated circuit device includes a semiconductor substrate having a first region and second region, a conductive via positioned in the first region of the semiconductor substrate, at least one active element positioned in the second region of the semiconductor substrate, a conductive layer extending from the first region to the second region and electrically connecting the conductive via to the active element, and an auxiliary structure positioned in the first region of the semiconductor substrate and proximate to the conductive via. The auxiliary structure can be a stress-absorbing structure, and the volume of the stress-absorbing structure decreases as the volume of the conductive via increases. The auxiliary structure can be a heat-evacuating structure, and the heat-evacuating structure is configured to transfer the operating heat generated by the active element from the first region of the semiconductor substrate to the conductive via through the conductive layer. | 05-24-2012 |
20120248518 | ISOLATION STRUCTURE AND DEVICE STRUCTURE INCLUDING THE SAME - An isolation structure is described, including a doped semiconductor layer disposed in a trench in a semiconductor substrate and having the same conductivity type as the substrate, gate dielectric between the doped semiconductor layer and the substrate, and a diffusion region in the substrate formed by dopant diffusion through the gate dielectric from the doped semiconductor layer. A device structure is also described, including the isolation structure and a vertical transistor in the substrate beside the isolation structure. The vertical transistor includes a first S/D region beside the diffusion region and a second S/D region over the first S/D region both having a conductivity type different from that of the doped semiconductor layer. | 10-04-2012 |