Nautiyal
Ankit Nautiyal, Gurgaon IN
Patent application number | Description | Published |
---|---|---|
20130303207 | SYSTEMS AND METHODS TO ACCESS SOCIAL NETWORKING SERVICES USING UNSTRUCTURED SUPPLEMENTARY SERVICE DATA (USSD) ON MOBILE DEVICES - The embodiments herein relate to accessing internet based social networking services and, more particularly, to accessing internet based social networking services using unstructured supplementary service data (USSD) on mobile devices. Embodiments disclosed herein enable a user to access the social network using any GSM enabled phone, wherein the user need not have internet connections enabled on the phone. | 11-14-2013 |
Ankit Nautiyal, Singapore SG
Patent application number | Description | Published |
---|---|---|
20090239505 | Systems and methods for distributing messages to mobile devices - A system and method for delivering messages and/or multimedia content using a short message services (SMS) telecommunication network. Mobile devices are coupled to the telecommunication network. A sender may distribute the message using a mobile device to a recipient on another telecommunication network. In one embodiment, a message is requested using a unique pairing identifier and the message is streamed to the recipient. The message may include a multimedia content, and may be based on a demographic trait of the recipient. | 09-24-2009 |
Bhagat Ram Nautiyal, Dehradun IN
Patent application number | Description | Published |
---|---|---|
20110084002 | PROCESS FOR THE REMOVAL OF SULFONES FROM OXIDIZED HYDROCARBON FUELS - Described herein is a process for the removal of sulfones by mesoporous silica adsorbents having narrow pore size distribution which could be controlled to specification for the selective removal of sulfones from oxidised hydrocarbon fuels wherein the sulfones were present due to oxidative conversion of organo-sulfur compounds by a suitable oxidizing solution. The mesoporous adsorbents showed typically 2-18 times higher equilibrium loading capacity for sulfones in comparison to the commercially available adsorbents. | 04-14-2011 |
Chandra Sekhar Nautiyal, Lucknow IN
Patent application number | Description | Published |
---|---|---|
20120028295 | SYNERGISTIC COMPOSITION USEFUL AS MICROBIOLOGICAL GROWTH MEDIUM FOR RAPID SCREENING OF PHOSPHATE ACCUMULATING MICROORGANISMS - Screening isolates for phosphate accumulation by quantitative methods requires investment of time, labour and chemicals. There has been paucity of a medium and method for screening phosphate-accumulating microorganisms (PAOs) from the environment. Therefore, a new screening strategy is needed towards isolating effective PAOs in environments with diverse microbial populations and limited organic resources, where it is possible that PAOs are often out-competed by organisms capable of utilising available nutrients more rapidly. In view of these problems, a medium optimal for an efficient screening of P-accumulating microorganisms was developed, which is rapid and allows many PAOs to be screened. Thus, the present invention utilizes Toluidine Blue-O (TBO) a blue coloured dye, which decolorizes due drop in the concentration of phosphate in the medium, as an indicator to quickly evaluate the P-accumulating microorganisms based upon visual observations. Fast decolorization of the dye is an indicator of a superior phosphate accumulating microbe. Therefore, colorimetric reaction using PAM-TBO of the present work was further applied in a novel, extremely high-throughput manner to detect individual microbial isolates, growing on a PAM Petri plate. Adaptation of PAM-TBO assay in screening PAOs in environmental samples for microtitre plate assay enhanced the effectiveness of the assay system efficiently and effectively. | 02-02-2012 |
Chandra Shekhar Nautiyal, Lucknow IN
Patent application number | Description | Published |
---|---|---|
20140308748 | NOVEL RECOMBINANT STRAIN OF TRICHODERMA USEFUL FOR ENHANCING NUTRITIONAL VALUE AND GROWTH OF PLANTS - The present invention relates to a novel recombinant fungal strain of | 10-16-2014 |
20150374768 | SYNERGISTIC PHARMACEUTICAL COMPOSITION FOR GASTROINESTINAL DISORDERS - The present invention relates to a mainly herbal composition comprising | 12-31-2015 |
Deepak Nautiyal, Princeton Junction, NJ US
Patent application number | Description | Published |
---|---|---|
20130304621 | Algorithmic Trading Management System and Method - Embodiments of the invention are directed to a computer-implemented system and method for facilitating electronic market participation of traders. The algorithmic trading management system may comprise an algorithm and/or sequence usage and construction module providing conditional user interface features for allowing traders to construct algorithms or sequences to structure trading orders. The system may additionally include sequence modification components for allowing traders to modify algorithms collected from external sources in order to customize trading orders. The system may further include operator intervention tools for allowing traders to manually influence sequence execution through a user interface. | 11-14-2013 |
Hemant Nautiyal, Noida MY
Patent application number | Description | Published |
---|---|---|
20150380067 | MEMORY CONTROLLER - A system provides synchronous read data sampling between a memory and a memory controller, which includes an asynchronous FIFO buffer and which outputs a clock and other control signals. An outbound control signal (e.g., read_enable) is used to time-stamp the beginning of a read access using a clock edge counter. The incoming read data is qualified based on the time-stamped value of the read_enable signal plus typical access latency by counting FIFO pops. The system performs correct data sampling irrespective of propagation delays between the controller and memory. The system may be implemented in a System on a Chip (SOC) device having a synchronous communication system. | 12-31-2015 |
Hemant Nautiyal, Noida IN
Patent application number | Description | Published |
---|---|---|
20110185102 | BUS BRIDGE AND METHOD FOR INTERFACING OUT-OF-ORDER BUS AND MULTIPLE ORDERED BUSES - A method for interfacing an out-of-order bus and multiple ordered buses and a bus bridge. The bus bridge includes multiple ordered bus interfaces, where each ordered bus interface is coupled to an ordered bus. A flow control logic circuit is coupled to the out-of-order bus and to the multiple ordered bus interfaces. The flow control logic circuit controls a flow of transaction requests between the out-of-order bus and each of the ordered buses interfaces. The flow control logic circuit includes an updating circuit for updating dependency resolution attributes and data readiness attributes associated with transaction requests, and a shared memory unit for storing the dependency resolution attributes, the data readiness attributes and the transaction requests where the transaction requests are destined to the ordered buses. A managing circuit, coupled to the shared memory unit and to the multiple ordered bus interfaces, is used to determine a readiness of each transaction request based on a dependency resolution attribute and a data readiness attribute associated with the transaction request, and for managing a dequeueing of ready transaction requests to the ordered bus interfaces based on an availability of the ordered bus interfaces. | 07-28-2011 |
Hemant Nautiyal, Greater Noida IN
Patent application number | Description | Published |
---|---|---|
20120239900 | MEMORY CONTROLLER ADDRESS AND DATA PIN MULTIPLEXING - A system and a method for configuring a memory controller that communicates with a memory device muxes selected pins for the data transfer. The memory controller includes a set of pins where each pin of the set is associated with a data bit and an address bit. A programmable logic block is connected to the set of pins and uses a subset of the set of pins to enable data transfer between the memory device and the memory controller depending on the size of the memory device such that the pins not included in the subset are available for other applications. | 09-20-2012 |
20140019741 | METHOD AND SYSTEM FOR BOOTING ELECTRONIC DEVICE FROM NAND FLASH MEMORY - A method and system for booting an electronic device from a NAND flash memory includes a NAND flash controller that receives an event trigger for fetching a pre-boot code stored in the NAND flash memory. Based on the event trigger type, booting parameters are loaded into the controller including a boot frequency of the NAND flash memory. The controller searches for a good memory block in which the pre-boot code is stored by checking the first and second or the first and last pages of a memory block and fetches a portion or the entire pre-boot code based on the event trigger type at the boot frequency. | 01-16-2014 |
20140122775 | MEMORY CONTROLLER FOR MEMORY DEVICE - A memory controller that generates interface signals for a memory device determines an interface signal frequency based on a timing mode of the memory device and a corresponding clock division ratio. Based on the timing mode, a look up table (LUT) is selected and then a timing parameter corresponding to the clock division ratio and the interface signal frequency is fetched from the LUT. An interface signal is generated based on the interface signal frequency and fetched timing parameter. | 05-01-2014 |
Rajesh Kumar Nautiyal, Olathe, KS US
Patent application number | Description | Published |
---|---|---|
20150071166 | NETWORK SELECTION SUPPORT FOR WIRELESS COMMUNICATION DEVICES - In an LTE network, an MME processes network status information to transfer aggregated data to an ANDSF. The ANDSF processes a request from a wireless communication device that indicates device location and the aggregated data to generate an information response indicating a priority between the LTE network and a non-LTE network at the device location. The ANDSF transfers the information response for delivery to the wireless communication device. The wireless communication device processes the information response to select between the LTE network and a non-LTE network at the device location. | 03-12-2015 |
Rajesh Prasad Nautiyal, Sahibabad IN
Patent application number | Description | Published |
---|---|---|
20100234617 | PROCESS FOR PREPARATION OF LETROZOLE AND ITS INTERMEDIATES - The present invention relates to an improved process for preparation of the non-steroidal aromatase inhibitor drug, Letrozole of formula (I) and its intermediates, 4-[1-(1,2,4-triazolyl)methyl]-benzonitrile of formula (IV) and 4-[1-(1,2,4-triazolyl)methyl]-benzonitrile hydrochloride of formula (VII), all having a purity of ≧99%, which is simple, convenient, economical, does not use hazardous chemicals and industrially viable. | 09-16-2010 |
Ram Bhagat Nautiyal, Dehradun IN
Patent application number | Description | Published |
---|---|---|
20140042059 | PROCESS FOR PRODUCTION OF BENZENE LEAN GASOLINE BY RECOVERY OF HIGH PURITY BENZENE FROM UNPROCESSED CRACKED GASOLINE FRACTION CONTAINING ORGANIC PEROXIDES - Disclosed is a process for production of benzene lean gasoline by recovery of high purity benzene from a narrow boiling benzene concentrated unprocessed cracked gasoline fraction. The process involves subjecting the feed material to an extractive distillation (ED) operation using an aromatic selective solvent in combination with a co-solvent. | 02-13-2014 |
Shivani Nautiyal, Portola Valley, CA US
Patent application number | Description | Published |
---|---|---|
20080254453 | Analysis of methylation using selective adaptor ligation - Methods of analyzing DNA to identify regions of the genome that are methylated in a genomic sample are disclosed. In one aspect genomic DNA is fragmented using a restriction enzyme with a degenerate recognition site, methylated restriction fragments are separated from unmethylated fragments by affinity purification. The complexity of the methylated fragments is reduced by amplification of a subset of the fragments using adaptors that ligate to a subset of the fragments. The amplified product is fragmented, labeled and hybridized to an array of probes. The hybridization pattern is analyzed to determine methylation status of cytosines. | 10-16-2008 |
20110151438 | Methods of Analysis of Methylation - Methods for determining the methylation status of a plurality of cytosines are disclosed. In some aspects genomic DNA target sequences containing CpGs are targeted for analysis by multiplex amplification using target specific probes that can be specifically degraded prior to amplification. The targets may be modified with bisulfite prior to amplification. In another aspect targets are cut with methylation sensitive or insensitive restriction enzymes and marked with a tag using the target specific probes. The presence or absence of methylation may be determined using methylation sensitive restriction enzyme or bisulfite treatment. Detection in many embodiments employs hybridization to tag arrays, genotyping arrays or resequencing arrays. | 06-23-2011 |
20110166037 | Analysis of methylation using nucleic acid arrays - Arrays for genome-wide analysis of methylation are disclosed. IN a preferred aspect arrays comprising a plurality of probes complementary to a plurality of identified CpG islands in the human, mouse and rat genome are disclosed. The arrays may be used to detect methylation within cpG islands in samples from human, mouse and rat genomes. | 07-07-2011 |
20150038352 | ANALYSIS OF METHYLATION USING NUCLEIC ACID ARRAYS - Arrays for genome-wide analysis of methylation are disclosed. In a preferred aspect arrays comprising a plurality of probes complementary to a plurality of identified CpG islands in the human, mouse and rat genome are disclosed. The arrays may be used to detect methylation within CpG islands in samples from human, mouse and rat genomes. | 02-05-2015 |
Vivek Nautiyal, Chavannes-Pres-Renens CH
Patent application number | Description | Published |
---|---|---|
20100110816 | TECHNIQUES FOR BLOCK REFRESHING A SEMICONDUCTOR MEMORY DEVICE - Techniques for block refreshing a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a method for block refreshing a semiconductor memory device. The method may comprise arranging a plurality of memory cells in one or more arrays of rows and columns. Each of the plurality of memory cells may comprise a first region coupled to a source line, a second region, a first body region disposed between the first region and the second region, wherein the body region may be electrically floating and charged to a first predetermined voltage potential, and a first gate coupled to a word line, wherein the first gate may be spaced apart from, and capacitively coupled to, the first body region. The method may also comprise applying voltage potentials to the plurality of memory cells to refresh a plurality of data states stored in the plurality of memory cells. | 05-06-2010 |