Bains
Amandeep Bains, Canton, MI US
Patent application number | Description | Published |
---|---|---|
20120315528 | INTEGRATED COOLING, SEALING AND STRUCTURAL BATTERY TRAY FOR A VEHICLE - An integrated cooling, sealing and structural battery tray for a vehicle includes a generally planar base member having a support surface and a cooling system formed by the planar base member. A seal is formed between the battery tray and the support structure for the vehicle. The integrated cooling, sealing and structural battery tray may also include a plurality of fins are disposed on the support surface, wherein the fins are adjacent each other, and a plurality of routing apertures extending through the base member and having a plurality of cooling lines disposed therein. | 12-13-2012 |
Amrik Bains, Livermore, CA US
Patent application number | Description | Published |
---|---|---|
20090190589 | FLEXIBLE TIME STAMPING - In an example embodiment, an apparatus comprising a physical layer processing device that comprises logic configured to process a packet received from a physical layer interface is disclosed. The physical layer processing device logic is further configured to determine a preamble portion of the packet and a data portion of the packet. The physical layer processing device logic is further configured to insert a timestamp into the preamble portion of the packet. The physical layer processing device logic forwards the packet with the timestamp inserted into the preamble. | 07-30-2009 |
Baljit Bains, Canton, MI US
Patent application number | Description | Published |
---|---|---|
20100087940 | SYSTEMS, METHODS, AND TOOLS FOR PROOFING A COMPUTER-AIDED DESIGN OBJECT - Systems, methods, and tools for proofing computer-aided design (CAD) objects (e.g., CAD drawings or models). The objects are implemented with CAD software and represent an apparatus. An exemplary method includes receiving a CAD object representing the apparatus, determining criteria for proofing the CAD object, determining rules, extracting items of interest from the CAD object, and comparing the extracted items with the rules. An example item of interest is a drawing note on the CAD object and an example rule includes a plurality of keywords. | 04-08-2010 |
20110307225 | SYSTEMS, METHODS, AND TOOLS FOR PROOFING A COMPUTER-AIDED DESIGN OBJECT - Systems, methods, and tools for proofing computer-aided design (CAD) objects (e.g., CAD drawings or models). The objects are implemented with CAD software and represent an apparatus. An exemplary method includes receiving a CAD object representing the apparatus, determining criteria for proofing the CAD object, determining rules, extracting items of interest from the CAD object, and comparing the extracted items with the rules. An example item of interest is a drawing note on the CAD object and an example rule includes a plurality of keywords. | 12-15-2011 |
Gurdip Singh Bains, Leicester GB
Patent application number | Description | Published |
---|---|---|
20100281723 | DISPLAY BOARDS - The present invention provides a display board comprising two flexible planar members joined together along an upper edge. The planar members are extendable between a first position for transport and storage where their lower edges are adjacent and a second position where their lower edges are spaced apart and the flexible planar members are curved. The display board can be used to display posters and other printed matter. It is lightweight and very stable even in the presence of strong winds. | 11-11-2010 |
20140262619 | Modular Platform - We provide a platform ( | 09-18-2014 |
Inderaj Bains, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20130332474 | PREDICTING AND MANAGING IMPACTS FROM CATASTROPHIC EVENTS - A system automatically processes rules for allocation of resources to mitigate damages resulting from a catastrophic event. Overlapping interests of various stakeholders are processed in a deterministic manner to ensure repeatable processing and modeling. In one embodiment the resources are disaster aid items; in another they are obligations regarding insurance. | 12-12-2013 |
Inderjit S. Bains, Boise, ID US
Patent application number | Description | Published |
---|---|---|
20140279776 | METHODS AND APPARATUSES FOR PROVIDING DATA RECEIVED BY A STATE MACHINE ENGINE - An apparatus can include a first state machine engine configured to receive a first portion of a data stream from a processor and a second state machine engine configured to receive a second portion of the data stream from the processor. The apparatus includes a buffer interface configured to enable data transfer between the first and second state machine engines. The buffer interface includes an interface data bus coupled to the first and second state machine engines. The buffer interface is configured to provide data between the first and second state machine engines. | 09-18-2014 |
Inderjit Singh Bains, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20160124860 | METHODS AND SYSTEMS FOR HANDLING DATA RECEIVED BY A STATE MACHINE ENGINE - A data analysis system to analyze data. The data analysis system includes a data buffer configured to receive data to be analyzed. The data analysis system also includes a state machine lattice. The state machine lattice includes multiple data analysis elements and each data analysis element includes multiple memory cells configured to analyze at least a portion of the data and to output a result of the analysis. The data analysis system includes a buffer interface configured to receive the data from the data buffer and to provide the data to the state machine lattice. | 05-05-2016 |
Inderjit Singh Bains, Boise, ID US
Patent application number | Description | Published |
---|---|---|
20140025905 | METHODS AND SYSTEMS FOR HANDLING DATA RECEIVED BY A STATE MACHINE ENGINE - A data analysis system to analyze data. The data analysis system includes a data buffer configured to receive data to be analyzed. The data analysis system also includes a state machine lattice. The state machine lattice includes multiple data analysis elements and each data analysis element includes multiple memory cells configured to analyze at least a portion of the data and to output a result of the analysis. The data analysis system includes a buffer interface configured to receive the data from the data buffer and to provide the data to the state machine lattice. | 01-23-2014 |
Jaswinder Bains, Vancouver CA
Patent application number | Description | Published |
---|---|---|
20120244632 | STEROL GLUCOSIDE TOXINS - The invention relates to the identification of sterol glucoside toxins, and provides methods for detecting and detoxifying the compounds, as well as therapeutic methods for treating subjects exposed to such toxins. In alternative embodiments, the toxins may for example include beta-sitostrol-beta-D-glucoside (5-cholesten-24b-ethyl-3b-ol-D-glucoside) or cholesterol glucoside (5-cholesten-3b-ol-3b-D-glucoside). | 09-27-2012 |
Jatinderjit S. Bains, Santa Rosa, CA US
Patent application number | Description | Published |
---|---|---|
20120185199 | User-Invoked Calibration of Modular System Using an Embedded Calibration Signal Generator - A user obtains a set of modules, inserts them into slots of a chassis, and interconnects the modules to form a modular instrument. A signal path extends through the modules. To support calibration of the signal path, a first of the modules (or the chassis or a calibration module) includes a calibration signal generator. A computer directs the first module to apply the calibration signal from the generator to the signal path, and measures the power (or amplitude) of the output of the signal path. The computer reads a factory-measured value A of the calibration signal amplitude from a memory of the first module (or the chassis or the calibration module). The value A and the measured output power of the signal path are used to determine a gain of the signal path. The system compensates for that gain when the signal path is used to measure live operational signals. | 07-19-2012 |
20140257735 | CALIBRATION OF MODULAR SYSTEM USING AN EMBEDDED CALIBRATION SIGNAL GENERATOR - A user obtains a set of modules, inserts them into slots of a chassis, and interconnects the modules to form a modular instrument. A signal path extends through the modules. To support calibration of the signal path, a first of the modules (or the chassis or a calibration module) includes a calibration signal generator. A computer directs the first module to apply the calibration signal from the generator to the signal path, and measures the power (or amplitude) of the output of the signal path. The computer reads a factory-measured value A of the calibration signal amplitude from a memory of the first module (or the chassis or the calibration module). The value A and the measured output power of the signal path are used to determine a gain of the signal path. The system compensates for that gain when the signal path is used to measure live operational signals. | 09-11-2014 |
Jessica Bains, Bordeaux FR
Patent application number | Description | Published |
---|---|---|
20100108939 | POSITIVE ELECTRODE MATERIAL FOR A LITHIUM ION ACCUMULATOR - A compound of formula Li | 05-06-2010 |
Kuljit Bains, Olympia, WA US
Patent application number | Description | Published |
---|---|---|
20090327792 | BUS FREQUENCY ADJUSTMENT CIRCUITRY FOR USE IN A DYNAMIC RANDOM ACCESS MEMORY DEVICE - The present disclosure relates to clock divider circuitry for use in a dynamic random access memory device. In accordance with at least one embodiment the disclosure includes a method having a number of operations. Some operations may include receiving a clock input signal having a first frequency from a clock input receiver at clock divider circuitry, the clock divider circuitry including a flip-flop configured to generate an output signal, based at least in part, on an inverted output signal and the clock input signal. The output signal may have a second frequency that is a fraction of the first frequency. The method may further include receiving said clock input signal and said output signal at a multiplexer and generating a multiplexed output. The method may additionally include receiving said multiplexed output at a first bus configured to receive said multiplexed output and to reduce an operational frequency of said first bus in response to an increase in an operational frequency of a second bus associated with said memory device. | 12-31-2009 |
20130346684 | METHOD, APPARATUS AND SYSTEM FOR A PER-DRAM ADDRESSABILITY MODE - Techniques and mechanisms for programming an operation mode of a dynamic random access memory (DRAM) device. In an embodiment, a memory controller stores a value in a mode register of a DRAM device, the value specifying whether a per-DRAM addressability (PDA) mode of the DRAM device is enabled. An external contact of the DRAM device is coupled to the memory controller device via a signal line of a data bus. In another embodiment, the memory controller sends a signal to the external contact while the PDA mode of the DRAM device is enabled, the signal to specify whether one or more features of the DRAM device are programmable. | 12-26-2013 |
20140059287 | ROW HAMMER REFRESH COMMAND - A memory controller issues a targeted refresh command. A specific row of a memory device can be the target of repeated accesses. When the row is accessed repeatedly within a time threshold (also referred to as “hammered” or a “row hammer event”), physically adjacent row (a “victim” row) may experience data corruption. The memory controller receives an indication of a row hammer event, identifies the row associated with the row hammer event, and sends one or more commands to the memory device to cause the memory device to perform a targeted refresh that will refresh the victim row. | 02-27-2014 |
20140192607 | ADAPTIVE VOLTAGE INPUT TO A CHARGE PUMP - A memory subsystem includes an adaptive output voltage to provide a voltage based on a power profile of a memory device of the memory subsystem. A charge pump increases the voltage to a level needed to write data to the memory device. The voltage provided is based on the power profile of the memory device, which indicates a voltage level that provides good efficiency for the charge pump, and is within maximum levels for the memory device. The voltage can be higher than a nominal voltage indicated for the memory device in a specification. | 07-10-2014 |
20150109871 | ROW HAMMER MONITORING BASED ON STORED ROW HAMMER THRESHOLD VALUE - Detection logic of a memory subsystem obtains a threshold for a memory device that indicates a number of accesses within a time window that causes risk of data corruption on a physically adjacent row. The detection logic obtains the threshold from a register that stores configuration information for the memory device, and can be a register on the memory device itself and/or can be an entry of a configuration storage device of a memory module to which the memory device belongs. The detection logic determines whether a number of accesses to it row of the memory device exceeds the threshold. In response to detecting the number of accesses exceeds the threshold, the detection logic can generate a trigger to cause the memory device to perform a refresh targeted to a physically adjacent victim row. | 04-23-2015 |
Kuljit S. Bains US
Patent application number | Description | Published |
---|---|---|
20120326746 | METHODS AND APPARATUSES FOR DYNAMIC MEMORY TERMINATION - Described herein are a method and an apparatus for dynamically switching between one or more finite termination impedance value settings to a memory input-output (I/O) interface of a memory in response to a termination signal level. The method comprises: setting a first termination impedance value setting for a termination unit of an input-output (I/O) interface of a memory; assigning the first termination impedance value setting to the termination unit when the memory is not being accessed; and switching from the first termination impedance value setting to a second termination impedance value setting in response to a termination signal level. | 12-27-2012 |
20140006703 | ROW HAMMER REFRESH COMMAND | 01-02-2014 |
20140006704 | ROW HAMMER CONDITION MONITORING | 01-02-2014 |
Kuljit Singh Bains, Olympia, WA US
Patent application number | Description | Published |
---|---|---|
20120199973 | INTERCHANGEABLE CONNECTION ARRAYS FOR DOUBLE-SIDED DIMM PLACEMENT - A memory module has an array of connections. The array of connections is arranged in rows and columns such that there are first and second outer columns. Connections in the first and second outer columns can be interchanged to optimize double-side module placement on a substrate. Other embodiments are also disclosed and claimed. | 08-09-2012 |
20130341790 | INTERCHANGEABLE CONNECTION ARRAYS FOR DOUBLE-SIDED DIMM PLACEMENT - A memory module has an array of connections. The array of connections is arranged in rows and columns such that there are first and second outer columns. Connections in the first and second outer columns can be interchanged to optimize double-side module placement on a substrate. Other embodiments are also disclosed and claimed. | 12-26-2013 |
20140013168 | DELAY-COMPENSATED ERROR INDICATION SIGNAL - A memory subsystem has multiple memory devices coupled to a command/address line and an error alert line, the error alert line delay-compensated to provide deterministic alert signal timing. The command/address line and the error alert line are connected between the memory devices and a memory controller that manages the memory devices. The command/address line is driven by the memory controller, and the error alert line is driven by the memory devices. | 01-09-2014 |
20140301152 | REDUCTION OF POWER CONSUMPTION IN MEMORY DEVICES DURING REFRESH MODES - Devices, systems, and methods include an active mode to accommodate read/write operations of a memory device and a self-refresh mode to accommodate recharging of voltage levels representing stored data when read/write operations are idle. At least one register source provides a first voltage level and a second voltage level that is less than the first voltage level. With such a configuration, during the active mode, the memory device operates at the first voltage level as provided by the at least one register source, and during the self-refresh mode, the memory device operates at the second voltage level as provided by the at least one register source. | 10-09-2014 |
20150058706 | TIMING OPTIMIZATION FOR MEMORY DEVICES EMPLOYING ERROR DETECTION CODED TRANSACTIONS - Systems, methods, and apparatuses are directed to optimizing turnaround timing of successive transactions between a host and a memory device. The host includes framing logic that generates a write frame that includes a plurality of data bits and an error bit checksum that is appended at the end of the data bits. The host further includes a bus infrastructure configured to accommodate the transfer of the write frame to the memory device and logic that defines the turnaround time to begin at a time instant that immediately follows the transfer of the data bits of the write frame. The turnaround time measures the time delay at which a succeeding write frame is to be transferred. In this manner, the turnaround time is optimized to enable the earlier initiation of successive data operations, thereby reducing the overall latency of successive back-to-back transactions. | 02-26-2015 |
Narinder Bains, Mississauga CA
Patent application number | Description | Published |
---|---|---|
20100329408 | Systems, Apparatuses and Methods of Gripping, Cutting and Removing Objects - A system includes a first platform movably mounted to a first rail assembly, a second rail assembly coupled to and supported by the first platform, and a second platform movably mounted to the second rail assembly. At least one articulating arm is coupled to the second platform, and a gripping and cutting apparatus is coupled to and supported by the at least one articulating arm. An apparatus includes first and second gripping mechanisms each configured for selective actuation between positions for gripping and releasing an object, and a cutting mechanism positioned generally between the first and second gripping mechanisms, and configured to cut the object when gripped on either side by the gripping mechanisms. The system and apparatus can be used to remove feeder pipes of a nuclear reactor power plant. | 12-30-2010 |
20150047487 | SYSTEMS, APPARATUSES AND METHODS OF GRIPPING, CUTTING AND REMOVING OBJECTS - A system includes a first platform movably mounted to a first rail assembly, a second rail assembly coupled to and supported by the first platform, and a second platform movably mounted to the second rail assembly. At least one articulating arm is coupled to the second platform, and a gripping and cutting apparatus is coupled to and supported by the at least one articulating arm. An apparatus includes first and second gripping mechanisms each configured for selective actuation between positions for gripping and releasing an object, and a cutting mechanism positioned generally between the first and second gripping mechanisms, and configured to cut the object when gripped on either side by the gripping mechanisms. The system and apparatus can be used to remove feeder pipes of a nuclear reactor power plant. | 02-19-2015 |
Sudesh Bains, Basildon GB
Patent application number | Description | Published |
---|---|---|
20120235262 | INFRA RED DETECTORS AND METHODS OF MANUFACTURE - A method of forming infra red detector arrays is described, starting with the manufacture of a wafer. The wafer is formed from a GaAs or GaAs/Si substrate having CMT deposited thereon by MOVPE. The CMT deposited can include a number of layers of differing composition, the composition being controlled during the MOVPE process and being dependent on the thickness of the layer deposited. A CdTe buffer layer can aid deposition of the CMT on the substrate. Once the wafer is formed, the buffer layer, an etch stop layer and any intervening layers can be etched away leaving a wafer suitable for further processing into an infra red detector. | 09-20-2012 |
20160111587 | INFRA RED DETECTORS AND METHODS OF MANUFACTURE - A method of forming infra red detector arrays is described, starting with the manufacture of a wafer. The wafer is formed from a GaAs or GaAs/Si substrate having CMT deposited thereon by MOVPE. The CMT deposited comprises a number of layers of differing composition, the composition being controlled during the MOVPE process and being dependent on the thickness of the layer deposited. Other layers are positioned between the active CMT layers and the substrate. A CdTe buffer layer aids the deposition of the CMT on the substrate and an etch stop layer is also provided. Once the wafer is formed, the buffer layer, the etch stop layer and all intervening layers are etched away leaving a wafer suitable for further processing into an infra red detector. | 04-21-2016 |
Surinder Bains, Pleasanton, CA US
Patent application number | Description | Published |
---|---|---|
20140261208 | ABSORBENT PET PAD - An absorbent training pad comprising a substantially liquid impermeable bottom layer, a liquid permeable top layer, and an absorbent layer comprising one or more absorbent materials disposed between the bottom and top layers. The absorbent layer includes a main region and a peripheral region with a moat region disposed between the main and peripheral regions in which the moat region is substantially devoid of absorbent material. | 09-18-2014 |
Virpaul Bains, San Ramon, CA US
Patent application number | Description | Published |
---|---|---|
20110008687 | Fuel cell system with quick connect components - Embodiments relate to a fuel cell system. In an embodiment, the fuel cell system includes advanced leak test capabilities. In another embodiment, the fuel cell system includes a system to bypass one or more separation units while permitting the fuel cell system to continue to produce electricity. In another embodiment, the fuel cell system includes an alignment system that permits ease of alignment when a fuel cell module is installed proximate a fuel processing module. In another embodiment, the fuel cell system includes a system of supplying auxiliary fuel from a mobile auxiliary fuel supply. In an embodiment, one or more or all of these embodiments may be practiced together in combination. | 01-13-2011 |
Virpaul Bains, Union City, CA US
Patent application number | Description | Published |
---|---|---|
20120196195 | SOFC Hot Box Components - Various hot box fuel cell system components are provided, such as heat exchangers, steam generator and other components. | 08-02-2012 |
20120202130 | SOFC Hot Box Components - Various hot box fuel cell system components are provided, such as heat exchangers, steam generator and other components. | 08-09-2012 |
20140162162 | Fuel Cell System Hot Box Insulation - A method of insulating a base portion of a fuel cell system including pouring an insulation that can be poured to fill at least 30 volume % of a base portion cavity of the fuel cell system housing through an opening in a sidewall of the housing. The base portion cavity of the housing is located between a bottom wall of the housing and a stack support base plate located in the housing. The stack support base plate supports one or more columns of fuel cell stacks. | 06-12-2014 |