Norrie
Alan Grant Norrie, Aberdeenshire GB
Patent application number | Description | Published |
---|---|---|
20150275604 | FRANGIBLE CORE BARREL - A coring assembly comprises an outer barrel coupled to a coring bit. An inner barrel is disposed within the outer barrel. An inner sleeve is disposed within the inner barrel and includes at least one frangible region that allows the inner sleeve to break so that coring operations can continue after the occurrence of a core jam. | 10-01-2015 |
Christopher I. W. Norrie, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140281762 | SYSTEM AND METHOD FOR RANDOM NOISE GENERATION - A random noise generation module for generating noisy LLRs for testing an error correction circuit of a nonvolatile memory storage module. The random noise generation module includes a coefficient generator for generating one or a plurality of coefficients, each of the plurality of coefficients associated with one region of a plurality of regions defining a linear space proportionately divided according to an area under a probability distribution curve for a nonvolatile memory storage module. The random noise generation module further includes a linear random number generator for generating a linear random number and a comparator for comparing the linear random number to one or more of the plurality of coefficients to identify the region of the plurality of regions of the probability distribution curve in which the linear random number belongs to generate a noisy LLR for testing an error correction circuit of a nonvolatile memory storage module. | 09-18-2014 |
20140281800 | SYSTEM AND METHOD FOR HIGHER QUALITY LOG LIKELIHOOD RATIOS IN LDPC DECODING - A nonvolatile memory storage controller is provided for delivering log likelihood ratios (LLRs) to a low-density parity check (LDPC) decoder for use in the decoding of an LDPC encoded codeword. The controller includes read circuitry for reading an LDPC encoded codeword stored in a nonvolatile memory storage module using a plurality of soft-decision reference voltages to provide a plurality of soft-decision bits representative of the codeword. The controller further includes a plurality of neighboring cell contribution LLR look-up tables representative of the contribution of the neighboring cells to threshold voltage distribution of the memory storage module. The controller provides the LLRs from the appropriate LLR look-up table to an LDPC decoder for the subsequent decoding of the codeword. | 09-18-2014 |
20140281828 | SYSTEM AND METHOD FOR ACCUMULATING SOFT INFORMATION IN LDPC DECODING - A system and method reading, accumulating and processing soft information for use in LDPC decoding. In accordance with the present invention, an LDPC decoder includes accumulation circuitry to receive soft reads of a cell of the nonvolatile memory storage module and to produce an accumulated soft read that can be used to identify an appropriate LLR for the cell. The accumulation circuitry of the present invention may include, an accumulation RAM, an arithmetic logic unit (ALU) and a soft accumulation control and sequencing module for accumulating and processing soft information for use in LDPC decoding. | 09-18-2014 |
Philip Anthony Norrie, Elanora AU
Patent application number | Description | Published |
---|---|---|
20130243928 | Resveratrol Enhanced Wine - A process for increasing content of resveratrol in wine comprising adding resveratrol obtained from | 09-19-2013 |
Philip Anthony Norrie, Elanora Heights AU
Patent application number | Description | Published |
---|---|---|
20100260912 | RESVERATROL ENHANCED WINE - A process for increasing content of resveratrol in wine comprising adding resveratrol obtained from Vitis vinifera grapes to an aliquot of bulk wine to form a resveratrol concentrate and adding the resveratrol concentrate to bulk wine to produce a resveratrol enhanced wine. | 10-14-2010 |
Robert Norrie, Selkirk, NY US
Patent application number | Description | Published |
---|---|---|
20130123501 | PROCESS FOR THE PREPARATION OF THE COMPOUND OSI-906 - Process for preparing the tyrosine kinase inhibitor OSI-906 comprises coupling Compound (2) with Compound (6) under specified conditions. | 05-16-2013 |
Ross A. Norrie, Bellevue, WA US
Patent application number | Description | Published |
---|---|---|
20080201294 | Community-Based Strategies for Generating Reports - A strategy is described for maintaining a plurality report logic units in a network-accessible community report system. An agnostic reporting module in a local environment can peruse the reports offered by the community report system and download a report logic unit corresponding to a selected report. The reporting module generates the report using a mapping module. The mapping module maps data fields identified in the downloaded report logic unit to one or more data sources. The mapping module uses a data connector to establish a link between the data fields and data sources. This strategy provides a mechanism by which an entity can be conveniently informed of relevant issues that may affect it. | 08-21-2008 |
Scott Norrie, Mona Vale AU
Patent application number | Description | Published |
---|---|---|
20150122677 | PROTECTIVE COVER FOR SURF CRAFT - A protective cover ( | 05-07-2015 |
20150158563 | FIN PLUG FOR WATER CRAFT - A fin plug ( | 06-11-2015 |
Stuart F. Norrie, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20150112925 | MAINTAINING CHANNELS LISTS - A method is provided for maintaining a list of content channels that a user of a multi-channel content service subscribes to or has followed, and a client device for operation by the user to receive the content. If a list on the user's device has been modified, the device (e.g., an applet provided by the service) informs a synchronization server by uploading the list. The server synchronizes it with a master list and downloads a copy to the device. A channels list includes an entry for each channel the user follows (and possibly channels he has deleted), which includes an index or ordinal position of the channel among all the user's channels, an identifier of the channel (e.g., a URL), identifiers of sub-lists the channel has been assigned to, and a timestamp identifying the last time the entry changed (e.g., when the channel was added, removed, assigned to a sub-list). | 04-23-2015 |
Thomas J. Norrie, Mountain View, CA US
Patent application number | Description | Published |
---|---|---|
20100262894 | ERROR CORRECTION FOR A DATA STORAGE DEVICE - An apparatus for error correction for a data storage device may include an input interface that is configured to receive individual error correction requests to correct data from multiple channel controllers and that is configured to receive error correction information corresponding to the error correction requests, where each of the channel controllers is arranged and configured to control operations associated with one or more memory chips. The apparatus may include a corrector module that is operably coupled to the input interface and that is arranged and configured to perform error correction using an error correction algorithm and the error correction information to generate correction solutions, where the corrector module is a shared resource for the multiple channel controllers. The apparatus may include an output interface that is operably coupled to the corrector module and that is arranged and configured to communicate the correction solutions to the channel controllers. | 10-14-2010 |
20140164676 | USING A VIRTUAL TO PHYSICAL MAP FOR DIRECT USER SPACE COMMUNICATION WITH A DATA STORAGE DEVICE - A data storage device includes multiple flash memory devices, where each of the flash memory devices are arranged into multiple blocks having multiple pages for storing data. The data storage device includes a memory controller that is operationally coupled with the flash memory devices. The memory controller is configured to receive a virtual to physical memory address translation map from a host device, where a physical memory address includes a physical address for memory on the host device. The memory controller is configured to store the virtual to physical memory address translation map in a memory module on the memory controller, receive commands directly from an application running on the host device, where the commands include virtual memory addresses that refer to the memory on the host device and translate the virtual memory addresses to physical memory addresses using the virtual to physical memory address translation map. | 06-12-2014 |
20140164677 | USING A LOGICAL TO PHYSICAL MAP FOR DIRECT USER SPACE COMMUNICATION WITH A DATA STORAGE DEVICE - A data storage device includes multiple flash memory devices, where each of the flash memory devices is arranged into multiple blocks having multiple pages for storing data. The data storage device includes a memory controller operationally coupled with the flash memory devices. The memory controller is configured to receive a logical to physical address translation map from a host device, where a physical address includes a physical address for one of the flash memory devices. The memory controller is configured to store the logical to physical address translation map in a memory module on the memory controller, receive read commands directly from an application running on the host device, where the read commands include logical memory addresses that refer to the logical locations on the flash memory devices, and translate the logical addresses to physical memory addresses using the logical to physical address translation map. | 06-12-2014 |