Loo
Charles Joseph Gongming Loo, Burnaby CA
Patent application number | Description | Published |
---|---|---|
20150109651 | OPTICAL FILTER COMPRISING A VARIABLE TRANSMITTANCE LAYER - A optical filter comprising a variable transmittance layer having a first spectrum in a dark state, and a second spectrum in a faded state; and a color balancing layer having a third spectrum; each of the first, second and third spectra comprising a visible portion; the first and third spectra combining to provide a dark state spectrum approximating a dark state target color; and the second and third spectra combining to provide a fades state spectrum approximating a faded state target colour. The optical filter may further comprise a light attenuating layer. The optical filter may further comprise part of a laminated glass. | 04-23-2015 |
Choo Khiam Loo, Bayan Lepas MY
Patent application number | Description | Published |
---|---|---|
20090248348 | Reducing Test Time By Downloading Switching Sequences To An Enhanced Switch Unit - Reducing overall test time taken in modular electronic test equipment via a network by downloading switching sequences of a test sequences to a switch unit. Examples of electronic test equipment networks are PXI, VXI, LXI and GPIB. Latency encountered during communication between a controller and a switch unit can delay the completion of a test sequence. By downloading the switching sequences of the test sequence to the switch unit and allowing the switch unit to control the switching sequences of relays, latency between the controller and the switch unit is greatly reduced. A switching action is incremented with the switch unit receives a trigger signal. The trigger signal can be sent from the controller or the test equipment. The trigger signal can be sent via additional wiring and is independent of the network. | 10-01-2009 |
Chris Loo, Toronto CA
Patent application number | Description | Published |
---|---|---|
20120098228 | STAMPED ARM CONTROL - A control arm includes a first clamshell half and a second clamshell half, a ball joint housing, and a paddle portion. The paddle portion is formed as a single piece with the ball joint housing, has a first side and a second side, and is disposed between the first clamshell half and the second clamshell half. A first weld connection may join the first clamshell half to the first side of the paddle portion, and a second weld connection may join the second clamshell half to the second side of the paddle portion. Attachment of the first clamshell half to the first side of the paddle portion and attachment of the second clamshell half to the second side of the paddle portion may be characterized by the absence of a rivet and a bolt. | 04-26-2012 |
Dekai Loo, Zhuhai CN
Patent application number | Description | Published |
---|---|---|
20150241772 | DOUBLE COATED NEGATIVE-WORKING DRY-FILM PHOTORESIST - A double coated negative-working dry-film photoresist in the application of printed circuit board is discussed wherein the dry film contains flexible carrier film, flexible cover film, photopolymerizable composition layer, and intermediate protective layer. The character is as following: the intermediate protective layer is between flexible carrier film and photopolymerizable composition layer, transparent, colorless, soluble in the developer solution of photopolymerizable composition, adhesion between both photopolymerizable composition layer and flexible carrier film, but the adhesion with the photopolymerizable composition layer is larger than that with the flexible carrier film. The intermediate protective layer is polyvinyl alcohol (PVA) or carboxyl-containing polymers. Photopolymerizable compositions contain polymeric binder, free-radical photoinitiator, addition-polymerizable monomer, thermo-polymerization inhibitor. In order to further improve the performance, some other ingredients can be added, such as plasticizer, dye, adhesion promoter et al. The present invention enhances the resolution of the dry-film photoresist and lowers the cost of the carrier film. | 08-27-2015 |
Edward Khin Wui Loo, Vancouver CA
Patent application number | Description | Published |
---|---|---|
20110243035 | Method and System for Communicating DisplayPort Information - A system and method for communicating DisplayPort information is provided. The system includes: a local unit comprising a local controller operable to produce a request packet in response to a DisplayPort request received by the local unit from a DisplayPort source unit and to transmit the request packet to a remote unit of the system via a first simplex channel of a dual simplex communications link; and the remote unit comprising a remote controller operable to produce a reply packet in response to a DisplayPort reply received by the remote unit from a DisplayPort sink unit and to transmit the reply packet to the local unit via a second simplex channel of the communications link. The system allows distances between the source and sink greater than otherwise possible under the DisplayPort specification, and can communicate DisplayPort and non-DisplayPort signals via a variety of types of communications links. | 10-06-2011 |
20120173769 | Method And System For Communicating Display Port and Single-Link DVI/HDMI Information For Dual-Mode Devices - A system and method for communicating DVI (digital visual interface) and HDMI (high-definition multimedia interface) information is provided. The system includes a local unit operable to produce a downstream request packet in reaction to received DVI or HDMI information from a video source device and to transmit the request packet to a remote unit via a first simplex channel of a communications link. The remote unit operates to produce an upstream reply packet in reaction to received DVI or HDMI information by the remote unit from a video sink device and to transmit the reply packet to the local unit via a communications link. The system allows greater distances and allows various communications mediums to be used between the source and sink, and can communicate DVI and HDMI information and other information via a variety of different communications links. | 07-05-2012 |
Gary Loo, Toronto CA
Patent application number | Description | Published |
---|---|---|
20150061293 | HYDRO-ELECTRIC SYSTEM AND DEVICE FOR PRODUCING ENERGY - An energy producing unit is provided for producing energy from an artificial fall of fluid. The energy producing unit includes a host structure immersed in a fluid and a moveable member disposed within the host structure. The moveable member is independently vertically movable relative to the host structure between a risen position and a lowered position and is buoyantly biased to the risen position. An expandable compartment is formed within the host structure between a horizontal wall and a second horizontal member of the moveable member disposed below the horizontal wall. The expandable compartment expands and retracts when the moveable member is vertically moved between the risen position and the lowered position. The energy producing unit includes a conduit in communication with the expandable compartment and an energy extraction disposed within the conduit. As fluid flows through the conduit into the expandable compartment, energy is extracted from the flowing fluid. | 03-05-2015 |
George Loo, Selangor MY
Patent application number | Description | Published |
---|---|---|
20160037920 | FURNITURE OBJECTS INCLUDING HIDDEN CONTAINERS - A furniture apparatus including a frame; and a hidden container. The hidden container configured transition between an open state and a closed state, the hidden container being visible when the hidden container is in the open state, and the hidden container being hidden from view when the hidden container is in the closed state. | 02-11-2016 |
Hoi Hin Loo, Kuala Lumpur MY
Patent application number | Description | Published |
---|---|---|
20150212143 | KILL DIE SUBROUTINE AT PROBE FOR REDUCING PARAMETRIC FAILING DEVICES AT PACKAGE TEST - A method of testing semiconductor devices includes contacting bond pads coupled to integrated circuitry on a first die of a plurality of interconnected die on a substrate using a probe system having probes and probe tests including parametric tests, continuity tests, and a kill die subroutine. Probe tests using the probe program are performed. Die are binned into a first bin (Bin 1 die) for being a good die for all probe tests, or a second bin (Bin 2 die) for failing at least one of continuity tests and parametric tests. The Bin 2 die are divided into a first sub-group that failed the continuity tests and a second sub-group that do not fail the continuity tests. A kill die subroutine is triggered including applying power sufficient to selectively cause damage to the second sub-group of Bin 2 die to generate a continuity failure and thus generate kill die. | 07-30-2015 |
Hooi Kar Loo, Bayan Baru MY
Patent application number | Description | Published |
---|---|---|
20130275985 | METHOD, APPARATUS, AND SYSTEM TO HANDLE TRANSACTIONS RECEIVED AFTER A CONFIGURATION CHANGE REQUEST - Methods, apparatuses, and systems for handling transactions received after a configuration request, the method, for example, comprising: receiving a configuration change request by a transaction-handling logic block; performing a configuration change by the transaction-handling logic block in response to the configuration change request, wherein the logic block is to handle transactions received prior to receipt of the configuration change request differently than transactions received after receipt of the configuration change request; receiving, by the transaction-handling logic block, a first transaction before receiving the configuration change request; receiving, by the transaction-handling logic block, a second transaction after receiving the configuration change request and before the configuration change is complete; differentiating the first transaction from the second transaction based on the order in which the first and second transactions were received relative to receipt of the configuration change request; and handling the first and second transactions. | 10-17-2013 |
Hooi Kar Loo, Bayan Lepas MY
Patent application number | Description | Published |
---|---|---|
20120166691 | In band dynamic switching between two bus standards - In some embodiments, an electronic system includes a processor, a memory in communication with the processor, a bus in communication with the processor, an Express Card controller coupled to the bus, the Express Card controller providing an interface to an external device, a USB3 controller coupled to the bus and in communication with the Express Card controller, and a PCIE controller coupled to the bus and in communication with the Express Card controller. The Express Card controller may be configured to determine whether the external device is a USB3 device or a PCIE device and to switch between the USB3 controller and the PCIE controller based on the state of a USB3 select pin strap. Other embodiments are disclosed and claimed. | 06-28-2012 |
20140181356 | BAND DYNAMIC SWITCHING BETWEEN TWO BUS STANDARDS - In some embodiments, an electronic system includes a processor, a memory in communication with the processor, a bus in communication with the processor, an Express Card controller coupled to the bus, the Express Card controller providing an interface to an external device, a USB3 controller coupled to the bus and in communication with the Express Card controller, and a PCIE controller coupled to the bus and in communication with the Express Card controller. The Express Card controller may be configured to determine whether the external device is a USB3 device or a PCIE device and to switch between the USB3 controller and the PCIE controller based on the state of a USB3 select pin strap. Other embodiments are disclosed and claimed. | 06-26-2014 |
20160085707 | DUAL BUS STANDARD SWITCHING BUS CONTROLLER - In some embodiments, an electronic system includes a processor, a memory in communication with the processor, a bus in communication with the processor, an Express Card controller coupled to the bus, the Express Card controller providing an interface to an external device, a USB3 controller coupled to the bus and in communication with the Express Card controller, and a PCIE controller coupled to the bus and in communication with the Express Card controller. The Express Card controller may be configured to determine whether the external device is a USB3 device or a PCIE device and to switch between the USB3 controller and the PCIE controller based on the state of a USB3 select pin strap. Other embodiments are disclosed and claimed. | 03-24-2016 |
Howe Yin Loo, Sungai Petani MY
Patent application number | Description | Published |
---|---|---|
20140293563 | MICROELECTRONIC DEVICE ATTACHMENT ON A REVERSE MICROELECTRONIC PACKAGE - The present description relates to the field of fabricating microelectronic structures. The microelectronic structure may include a microelectronic substrate have an opening, wherein the opening may be formed through the microelectronic substrate or may be a recess formed in the microelectronic substrate. A microelectronic package may be attached to the microelectronic substrate, wherein the microelectronic package may include an interposer having a first surface and an opposing second surface. A microelectronic device may be attached to the interposer first surface and the interposer may be attached to the microelectronic substrate by the interposer first surface such that the microelectronic device extends into the opening. At least one secondary microelectronic device may be attached to the interposer second surface. | 10-02-2014 |
20150277505 | LOW-PROFILE HINGE FOR AN ELECTRONIC DEVICE - Particular embodiments described herein provide for an electronic device, such as a notebook computer or laptop, that includes a circuit board coupled to a plurality of electronic components (which includes any type of components, elements, circuitry, etc.). One particular example implementation of the electronic device may include a low-profile hinge design that includes a first segment that connects to a first element using a first coupler and to a second segment that connects to the first segment using a second coupler, where the second segment connects to a second element using a third coupler. The first coupler, the second coupler, and the third coupler may each have a first coupling arm and a second coupling arm and the first coupling arm can be offset from a plane of the second coupling arm by about five degrees to about forty-five degrees. | 10-01-2015 |
20150277506 | MICRO-HINGE FOR AN ELECTRONIC DEVICE - Particular embodiments described herein provide for an electronic device, such as a notebook computer or laptop, which includes a circuit board coupled to a plurality of electronic components (which includes any type of components, elements, circuitry, etc.). One particular example implementation of the electronic device may include a low profile hinge design that includes a micro-hinge. The micro-hinge can couple a first element to a second element and can include a first attachment that couples to the first element, a second attachment that couples to the second element, and a plurality of linkages that couples the first attachment to the second attachment. The low profile hinge can further include a plurality of micro-hinges and a plurality of support rods. | 10-01-2015 |
Hsi-Hsin Loo, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20090167571 | THIN-TYPE MODE-SWITCHING SWITCH - A thin-type mode-switching switch includes a circuit board, a metal dome, a mode dial, and a fixing member. The circuit board has a plurality of retaining holes opened therein, and conductive regions are distributed around the retaining holes to serve as switch contacts. When the mode dial is rotated to drive the metal dome, a protruding portion on the metal dome falls in one of the retaining holes. Due to the contact between the protruding portion and the conductive region, a preset input signal is transmitted to a central control unit. Thereby, the mode-switching and retaining control are integrated to achieve the purpose of being thin-type. | 07-02-2009 |
James Loo, Nepean CA
Patent application number | Description | Published |
---|---|---|
20130344830 | CONTROLLING RADIO TRANSMITTER POWER BASED ON SIGNAL PERFORMANCE - Embodiments herein include a method of controlling the total power with which a radio transmitter of a radio access node transmits a signal. The method entails inputting an input signal into a power amplifier of the radio transmitter to produce, as a function of the input signal, an output signal to be transmitted by the radio transmitter. The method further entails generating a feedback signal from the output signal at the radio transmitter, and measuring that feedback signal to obtain one or more performance metrics that characterize performance of the output signal. The method finally includes comparing the one or more performance metrics to one or more performance metric thresholds, and controlling a maximum permissible level of the total power of the input signal, based on that comparison. | 12-26-2013 |
20150215876 | Controlling Radio Transmitter Power Based on Signal Performance - Embodiments herein include a method of controlling the total power with which a radio transmitter of a radio access node transmits a signal. The method entails inputting an input signal into a power amplifier of the radio transmitter to produce, as a function of the input signal, an output signal to be transmitted by the radio transmitter. The method further entails generating a feedback signal from the output signal at the radio transmitter, and measuring that feedback signal to obtain one or more performance metrics that characterize performance of the output signal. The method finally includes comparing the one or more performance metrics to one or more performance metric thresholds, and controlling a maximum permissible level of the total power of the input signal, based on that comparison. | 07-30-2015 |
Jan Van Loo, St. Agatha Rode BE
Patent application number | Description | Published |
---|---|---|
20100261671 | INULIN PRODUCTS WITH IMPROVED NUTRITIONAL PROPERTIES - The invention relates to novel inulin products and compositions thereof, to their manufacture, to their use for modifying and modulating the bacterial flora and the fermentation pattern of inulin in the large intestine of humans, mammals or other vertebrates, to their use for providing improved inulin-associated nutritional effects/benefits, as well as to their use for the manufacture of consumer products and compositions for providing said effects/benefits in healthy, disfunctioned and diseased humans, mammals and other vertebrates. | 10-14-2010 |
Josine Loo, Leuven BE
Patent application number | Description | Published |
---|---|---|
20080319298 | CMOS Compatible Microneedle Structures - The present invention provides an electronic device for sensing and/or actuating, the electronic device comprising at least one microneedle ( | 12-25-2008 |
Josine Loo, Heverlee BE
Patent application number | Description | Published |
---|---|---|
20100264492 | Semiconductor on Insulator Semiconductor Device and Method of Manufacture - A semiconductor on insulator semiconductor device has metal or silicide source and drain contact regions ( | 10-21-2010 |
Josine Johanna Gerarda Petra Loo, Leuven BE
Patent application number | Description | Published |
---|---|---|
20090166799 | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE AND SUCH A SEMICONDUCTOR DEVICE - The invention relates to a method of manufacturing a semiconductor device ( | 07-02-2009 |
Jyh-Yi Loo, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20130285881 | Portable Electronic Device Having Dual Displays Provided on Front and Rear Surfaces Thereof and for Operations Thereon - The present invention provides a portable electronic device having dual displays provided on front and rear surfaces thereof and for operations thereon, comprising a housing, a first display operation unit, a second display operation unit and a control unit; the housing having a front surface and a rear surface; the first and second display operation units provided on the front and rear surface of the housing respectively; and the control unit provided inside the housing and electrically connected to the first and second display operation units for transmitting signals and switching the first and second display operation units to synchronous and asynchronous display modes; and wherein the housing comprises two individual components pivotally attached to each other such that they can be rotated to show their respective front surfaces to realize the design of dual displays and to facilitate various control operations on the dual displays adapted for diverse applications. | 10-31-2013 |
20150178035 | SMART PHONE/TABLET COMPUTER DISPLAYABLE AND OPERABLE ON FRONT AND REAR SIDES OR MULTIPLE SIDES - Disclosed is a smart phone/tablet computer capable of displaying and operation on front and rear sides or on multiple sides, including a main body. The main body has a front side and a rear side that are respectively provided with a first displaying/operating unit and a second displaying/operating unit. The main body has a further side electrically connected to at least one third displaying/operating unit. The main body includes a control unit, which enables a signal to displaying, in a synchronous or non-synchronous manner, on each of the first, second, and third displaying/operating units. The control unit includes an image processing section and at least one detachable third displaying/operating unit electrically connected thereto. After a signal has been processed by the image processing section, the first displaying/operating unit, the second displaying/operating unit, and the third displaying/operating unit are enabled to displaying one of a color signal and a grey-scale signal. | 06-25-2015 |
Kah Choong Loo, Bayan Lepas MY
Patent application number | Description | Published |
---|---|---|
20110138505 | SCANNING PROBE MICROSCOPY EMPLOYING CORRELATION PATTERN RECOGNITION - An apparatus and associated method for topographically characterizing a workpiece. A scanning probe obtains topographical data from the workpiece. A processor controls the scanning probe to scan a reference surface of the workpiece to derive a first digital file and to scan a surface of interest that includes at least a portion of the reference surface to derive a second digital file. Correlation pattern recognition logic integrates the first and second digital files together to align the reference surface with the surface of interest. | 06-09-2011 |
Kah Choong Loo, Pakkret TH
Patent application number | Description | Published |
---|---|---|
20150332720 | SYSTEMS AND METHODS FOR TUNING SEED LAYER HARDNESS IN COMPONENTS OF MAGNETIC RECORDING SYSTEMS - Systems and methods for tuning seed layer hardness in components of magnetic recording systems are described. One such system includes a substrate including a component of a magnetic recording system, a first deposition source configured to deposit a seed layer material on a portion of a top surface of the substrate at a first angle, and a second deposition source configured to deposit a carbon material including sp3 carbon bonds on the portion of the top surface at a second angle not equal to the first angle, where the first deposition source and the second deposition source deposit the seed layer material and the carbon material, respectively, simultaneously. The component can be a slider or a magnetic medium. | 11-19-2015 |
Ka Hong Loo, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20100194300 | DRIVING METHOD FOR IMPROVING LUMINOUS EFFICACY OF A LIGHT EMITTING DIODE - A driving method for improving luminous efficacy of a light emitting diode (LED), the method comprising: periodically switching a DC current supplied to the LED between a high current level l | 08-05-2010 |
Ka Hong Loo, Kowloon HK
Patent application number | Description | Published |
---|---|---|
20160118026 | DRIVE METHOD AND SYSTEM FOR LED DISPLAY PANEL - A drive method and system for an LED display panel. The method comprises: converting an HDMI/DVI video signal into an RGB signal; dividing the RGB signal into N independent code streams and re-ranking same; and periodically switching a direct current provided to an LED display module ( | 04-28-2016 |
Keh Kean Loo, Gelugor MY
Patent application number | Description | Published |
---|---|---|
20100264436 | PLCC Package With A Reflector Cup Surrounded By A Single Encapsulant - In an embodiment the invention provides a LFCC package comprising first, second and third lead frames, a light source, and an encapsulant. The first lead frame comprises two tongues and a reflector cup. The first, second and third lead frames are attached to the encapsulant. The light source is mounted at the bottom of the inside of the reflector cup. The light source is electrically connected to the second and third lead frames by wire bonds. The reflector cup is surrounded on at least four sides by the encapsulant, the encapsulant being an integral single piece structure. | 10-21-2010 |
20100264437 | PLCC Package With A Reflector Cup Surrounded By An Encapsulant - In an embodiment, the invention provides a PLCC package comprising first and second lead frames, a plastic structural body, a light source, an encapsulant, and an optical lens. The first lead frame comprises two tongues and a reflector cup. The first and second lead frames are attached to the plastic structural body. The light source is mounted and electrically connected at the bottom of the inside of the reflector cup. The light source is also electrically connected to the second lead frame by a wire bond. The reflector cup is surrounded on at least four sides by the encapsulant, the encapsulant having a domed portion that functions as the optical lens, the encapsulant being an integral single piece structure. | 10-21-2010 |
Kwang Tatt Loo, Penang MY
Patent application number | Description | Published |
---|---|---|
20090002059 | Rail to rail full complementary CMOS isolation gate - An isolation gate to provide isolation to a circuit to be isolated for a first voltage and a second voltage includes a voltage source for the first voltage and the second voltage, a first path coupled to the circuit to be isolated and a first control switch to control the first path. The first control switch isolates the circuit to be isolated while said isolation gate is subject to either the first voltage or the second voltage. | 01-01-2009 |
Liong Yu Loo, Subang Jaya MY
Patent application number | Description | Published |
---|---|---|
20150037529 | DIPPABLE FLOCK FOR ELASTOMERIC ARTICLES - Provided for example is a method of making an lined elastomeric article comprising: (I) applying to a base elastomer layer a foamed or unfoamed composite of flock fibers and aqueous elastomer, wherein (a) if the elastomer base layer polymer component is (i) not predominantly NR or (ii) not predominantly NR plus NBR, then the elastomer of the composite comprises NBR, wherein NBR and if present acrylic latex are (1) substantial in the composite or (2) predominate in the composite, and/or wherein (b) the elastomer of the composite comprises acrylic latex, NBR and, if the elastomeric base layer is not predominantly NBR, the major elastomer of the base layer. | 02-05-2015 |
20150143608 | NITRILE/POLYURETHANE POLYMER BLENDS - A glove that includes a polymeric, elastomeric, or latex composition including a blend of a polyurethane material, an acrylonitrile-butadiene material and an ethylene vinyl acetate material; at least one of a carnauba or a modified polyethylene wax; and hard filler particles having a hardness greater than 4 Mohs or more, thereby increasing the abrasion-resistance and/or cut-resistance of the glove, is disclosed. | 05-28-2015 |
Moo Rung Loo, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20130004959 | SCREENING DEVICE CONTAINING NANOG PROMOTER, SOX2 PROMOTER, LIN 28 PROMOTER, OCT4 PROMOTER AND LUCIFERASE GENE AND SCREENING METHOD THEREOF - A screening device that contains Nanog promoter, Sox2 promoter, Lin28 promoter, Oct4 promoter and luciferase gene and a method thereof is revealed. The screening device is used to find out small molecules that improve activity of the promoters mentioned-above. A reporter plasmid formed by a pStable vector is introduced into stable somatic cells or stem cells with reporter plasmids such as a C2C12 mouse myoblast cell line and a P19 embryonal carcinoma cell line. By the luciferase gene contained in the pStable vector and pluripotent gene promoters placed upstream of the luciferase gene, luciferase expression is assayed by luminescence intensity measured. Thus response and activity of the promoters placed upstream of the luciferase gene is measured and small molecules inducing pluripotency are found out. If a drug can activate all promoters or respective promoter, it can be used as a drug that induces cell pluropatency. | 01-03-2013 |
Patrick Loo, Cambridge GB
Patent application number | Description | Published |
---|---|---|
20120311654 | BRIDGED CONTROL OF MULTIPLE MEDIA DEVICES VIA A SELECTED USER INTERFACE IN A WIRELESS MEDIA NETWORK - A wireless media network enables bridged control of multiple media devices via multiple different transport media. The system enables input devices to control various output devices by mapping the input devices to the output devices. The system can map inputs to controls for output devices to enable a user to control various output devices via inputs initially provided to a different input device in a media device network. Input information can be stored and assigned to a certain input device. Input devices can multicast to various different output devices using a common signal configuration. Signals between an input device and an output device can be use a substitute signal configuration that is to enable implementation by the output device. Signals can be exchanged between over various transport media by encapsulating signals prior to transport, which can include encoding signals with additional security protocols. | 12-06-2012 |
20130173835 | Controlling HDMI Devices Via Intelligent Emulation of Consumer Electronics Control (CEC) Protocol - Disclosed are various embodiments of a Consumer Electronics Control (CEC) bridge. In one embodiment, a CEC bridge includes an HDMI interface, a network interface, a processor, and code executable by the processor. The code includes logic that emulates a CEC command directed to any of a cluster of remote HDMI devices, wherein none of the remote HDMI devices are coupled to the device through the HDMI interface. | 07-04-2013 |
Ralf Loo, Groningen NL
Patent application number | Description | Published |
---|---|---|
20090137828 | Synthesis of 1A-Fluoro-25-Hydroxy-16-23E-Diene-26,27-Bishomo-20-Epi-Cholecalciferol - The invention provides a method of producing 20-methyl vitamin D3 compounds of formula (I). The method includes allylic and olefin oxidation, de-carbonylation, carbonyl reduction, fluoride substitution, epoxide deoxygenation, and Wittig-type couplings. | 05-28-2009 |
Richard Loo, Toronto CA
Patent application number | Description | Published |
---|---|---|
20090124726 | COMPOSITE NANOPARTICLES, NANOPARTICLES AND METHODS FOR PRODUCING SAME - In various aspects provided are methods for producing a nanoparticle within a cross-linked, collapsed polymeric material. In various embodiments, the methods comprise (a) providing a polymeric solution comprising a polymeric material; (b) collapsing at least a portion of the polymeric material about one or more precursor moieties; (c) cross-linking the polymeric material; (d) modifying at least a portion of said precursor moieties to form one or more nanoparticles and thereby forming a composite nanoparticle. | 05-14-2009 |
20090148703 | COMPOSITE NANOPARTICLES, NANOPARTICLES AND METHODS FOR PRODUCING SAME - In various aspects provided are methods for producing a nanoparticle within a cross-linked, collapsed polymeric material. In various embodiments, the methods comprise (a) providing a polymeric solution comprising a polymeric material; (b) collapsing at least a portion of the polymeric material about one or more precursor moieties; (c) cross-linking the polymeric material; (d) modifying at least a portion of said precursor moieties to form one or more nanoparticles and thereby forming a composite nanoparticle. | 06-11-2009 |
20100137474 | Composite Nanoparticles, Nanoparticles and Methods for Producing Same - In various aspects provided are methods for producing a nanoparticle within a cross-linked, collapsed polymeric material. In various embodiments, the methods comprise (a) providing a polymeric solution comprising a polymeric material; (b) collapsing at least a portion of the polymeric material about one or more precursor moieties; (c) cross-linking the polymeric material; (d) modifying at least a portion of said precursor moieties to form one or more nanoparticles and thereby forming a composite nanoparticle. | 06-03-2010 |
20110111487 | MEHTOD AND APPARATUS FOR ASSAY BASED ON LIGHT DIFFRACTION - The present invention relates to a method and apparatus for detecting analytes in a medium, and more particularly the present invention relates to an assay based on light diffraction which appears or changes upon the binding of analytes to their specific receptors laid out in patterns on a substrate, which has high sensitivity due to the appropriate choice of such patterns. The present invention is based on the principle that the pattern of recognition elements, which gives rise to the diffraction of the incident light in a diffraction-based assay, can be chosen in such a way so as to facilitate detection, and to enhance the signal to be detected compared to known gratings such as parallel straight lines. In one aspect the substrate itself has a surface topography designed to enhance the diffraction pattern signals. In another aspect the substrate is a diffractive optic element having the analyte-specific receptors affixed to the optic element. In another aspect the diffractive optic element is used as a master stamp for producing patterns of analyte-specific receptors which give the signal enhancements. | 05-12-2011 |
20120015190 | COMPOSITE NANOPARTICLES CONTAINING ORGANIC IONS - A composite nanoparticle comprising a nanoparticle confined within a cross-linked collapsed polyelectrolyte polymer wherein the nanoparticle comprises a charged organic ion. | 01-19-2012 |
20120015800 | PRODUCING COMPOSITE NANOPARTICLES - A method for producing a composite nanoparticle, including the steps of: changing the conformation of a dissolved polyelectrolyte polymer from a first extended conformation to a more compact conformation by changing a solution condition so that at least a portion of the polyelectrolyte polymer is associated with a precursor moiety to form a composite precursor moiety with a mean diameter in the range between about 1 nm and about 100 nm; and cross-linking the polyelectrolyte polymer of the composite precursor moiety to form a composite nanoparticle. | 01-19-2012 |
20120029109 | PRODUCING COMPOSITE NANOPARTICLES CONTAINING ORGANIC IONS - A method for producing a composite nanoparticle, including the steps of, collapsing at least a portion of a polyelectrolyte polymer in solution about one or more precursor moieties to form a composite precursor moiety having a mean diameter in the range between about 1 nm and about 100 nm, wherein the polyelectrolyte polymer has an extended conformation in a first solution state and a more compact conformation in a second solution state; and cross-linking the polyelectrolyte polymer of the composite precursor moiety to form a composite nanoparticle wherein the precursory moiety is a charged organic ion. | 02-02-2012 |
Roger Loo, Kessel-Lo BE
Patent application number | Description | Published |
---|---|---|
20100167446 | Method for Manufacturing a Junction - The present invention relates to a semiconductor device comprising a homojunction or a heterojunction with a controlled dopant (concentration) profile and a method of making the same. Accordingly, one aspect of the invention is a method for manufacturing a junction comprising forming a first semiconductor material comprising a first dopant having a first concentration and thereupon; forming a second semiconductor material comprising a second dopant, having a second concentration thereby forming a junction, and depositing by Atomic Layer Epitaxy or Vapor Phase Doping at least a fraction of a monolayer of a precursor suitable to form the second dopant on the first semiconductor material, prior to forming the second semiconductor material, thereby increasing the second concentration of the second dopant at the junction. | 07-01-2010 |
20110169049 | Method for Doping Semiconductor Structures and the Semiconductor Device Thereof - A method for introducing species into a strained semiconductor layer comprising: providing a substrate comprising a first region comprising an exposed strained semiconductor layer, loading the substrate in a reaction chamber, then forming a conformal first species containing-layer by vapor phase deposition (VPD) at least on the exposed strained semiconductor layer, and thereafter performing a thermal treatment, thereby diffusing at least part of the first species from the first species-containing layer into the strained semiconductor layer and activating at least part of the diffused first species in the strained semiconductor layer. | 07-14-2011 |
20110253981 | METHOD OF MANUFACTURING A VERTICAL TFET - The present disclosure provides a method for manufacturing at least one nanowire Tunnel Field Effect Transistor (TFET) semiconductor device. The method comprises providing a stack comprising a layer of channel material with on top thereof a layer of sacrificial material, removing material from the stack so as to form at least one nanowire from the layer of channel material and the layer of sacrificial material, and replacing the sacrificial material in the at least one nanowire by heterojunction material. A method according to embodiments of the present disclosure is advantageous as it enables easy manufacturing of complementary TFETs. | 10-20-2011 |
20110272789 | Nanochannel Device and Method for Manufacturing Thereof - The present disclosure relates to a device comprising a mono-crystalline substrate, the mono-crystalline substrate having at least one recessed region which exposes predetermined crystallographic planes of the mono-crystalline substrate, the at least one recessed region further having a recess width and comprising a filling material and an embedded nanochannel, wherein the width, the shape, and the depth of the embedded nanochannel is determined by the recess width of the at least one recessed region and by the growth rate of the growth front of the filling material in a direction perpendicular to the exposed predetermined crystallographic planes. The present disclosure is also related to a method for manufacturing a nanochannel device. | 11-10-2011 |
20140008727 | Method for Doping Semiconductor Structures and the Semiconductor Device Thereof - A method for introducing species into a strained semiconductor layer comprising: providing a substrate comprising a first region comprising an exposed strained semiconductor layer, loading the substrate in a reaction chamber, then forming a conformal first species containing-layer by vapor phase deposition (VPD) at least on the exposed strained semiconductor layer, and thereafter performing a thermal treatment, thereby diffusing at least part of the first species from the first species-containing layer into the strained semiconductor layer and activating at least part of the diffused first species in the strained semiconductor layer. | 01-09-2014 |
Roger Loo, Leuven BE
Patent application number | Description | Published |
---|---|---|
20120112262 | Method for producing a floating gate memory structure - Disclosed are methods for manufacturing floating gate memory devices and the floating gate memory devices thus manufactured. In one embodiment, the method comprises providing a monocrystalline semiconductor substrate, forming a tunnel oxide layer on the substrate, and depositing a protective layer on the tunnel oxide layer to form a stack of the tunnel oxide layer and the protective layer. The method further includes forming at least one opening in the stack, thereby exposing at least one portion of the substrate, and cleaning the at least one exposed portion with a cleaning liquid. The method still further includes loading the substrate comprising the stack into a reactor and, thereafter, performing an in-situ etch to remove the protective layer, using the at least one exposed portion as a source to epitaxially grow a layer comprising the monocrystalline semiconductor material, and forming the layer into at least one columnar floating gate structure. | 05-10-2012 |
20120138928 | Method of Manufacturing Low Resistivity Contacts on n-Type Germanium - Disclosed are methods for manufacturing semiconductor devices and the devices thus obtained. In one embodiment, the method comprises obtaining a semiconductor substrate comprising a germanium region doped with n-type dopants at a first doping level and forming an interfacial silicon layer overlying the germanium region, where the interfacial silicon layer is doped with n-type dopants at a second doping level and has a thickness higher than a critical thickness of silicon on germanium, such that the interfacial layer is at least partially relaxed. The method further includes forming over the interfacial silicon layer a layer of material having an electrical resistivity smaller than 1×10 | 06-07-2012 |
20120175741 | Method for Direct Deposition of a Germanium Layer - The present disclosure is related to a method for the deposition of a continuous layer of germanium on a substrate by chemical vapor deposition. According to the disclosure, a mixture of a non-reactive carrier gas and a higher order germanium precursor gas, i.e. of higher order than germane (GeH | 07-12-2012 |
20120184088 | Method for Selective Deposition of a Semiconductor Material - A method for selective deposition of semiconductor materials in semiconductor processing is disclosed. In some embodiments, the method includes providing a patterned substrate comprising a first region and a second region, where the first region comprises an exposed first semiconductor material and the second region comprise an exposed insulator material. The method further includes selectively providing a film of the second semiconductor material on the first semiconductor material of the first region by providing a precursor of a second semiconductor material, a carrier gas that is not reactive with chlorine compounds, and tin-tetrachloride (SnCl | 07-19-2012 |
20140020619 | Method for Growing a Monocrystalline Tin-Containing Semiconductor Material - Disclosed are methods for growing Sn-containing semiconductor materials. In some embodiments, an example method includes providing a substrate in a chemical vapor deposition (CVD) reactor, and providing a semiconductor material precursor, a Sn precursor, and a carrier gas in the CVD reactor. The method further includes epitaxially growing a Sn-containing semiconductor material on the substrate, where the Sn precursor comprises tin tetrachloride (SnCl | 01-23-2014 |
20140024204 | Method for Selective Growth of Highly Doped Group IV - Sn Semiconductor Materials - Disclosed are methods for selective deposition of doped Group IV-Sn materials. In some embodiments, the method includes providing a patterned substrate comprising at least a first region and a second region, where the first region includes an exposed first semiconductor material and the second region includes an exposed insulator material, and performing at least two cycles of a grow-etch cyclic process. Each cycle includes depositing a doped Group IV-Tin (Sn) layer, where depositing the doped Group IV-Sn layer includes providing a Group IV precursor, a Sn precursor, and a dopant precursor, and using an etch gas to etch back the deposited doped Group IV-Sn layer. | 01-23-2014 |
20140377936 | Method for Forming a Strained Semiconductor Structure - The present disclosure relates to a method for forming a strained semiconductor structure. The method comprises providing a strain relaxed buffer layer, forming a sacrificial layer on the strain relaxed buffer layer, forming a shallow trench isolation structure through the sacrificial layer, removing at least a portion of an oxide layer on the sacrificial layer, etching through the sacrificial layer such that a portion of the strain relaxed buffer layer is exposed, forming the strained semiconductor structure on the exposed portion of the strain relaxed buffer layer. | 12-25-2014 |
20160027779 | METHOD FOR PROVIDING AN NMOS DEVICE AND A PMOS DEVICE ON A SILICON SUBSTRATE AND SILICON SUBSTRATE COMPRISING AN NMOS DEVICE AND A PMOS DEVICE - The disclosed technology generally relates to complementary metal-oxide-silicon (CMOS) devices, and more particularly to an n-channel metal-oxide-silicon (nMOS) device and a p-channel metal-oxide-silicon (pMOS) device that are under different types of strains. In one aspect, a method comprises providing trenches in a dielectric layer on a semiconductor substrate, where at least a first trench defines an nMOS region and a second trench defines a pMOS region, and where the trenches extend through the dielectric layer and abut a surface of the substrate. The method additionally includes growing a first seed layer in the first trench on the surface and growing a common strain-relaxed buffer layer in the first trench and the second trench, where the common strain-relaxed buffer layer comprises silicon germanium (SiGe). The method further includes growing a common channel layer comprising germanium (Ge) in the first and second trenches and on the common strain-relaxed buffer layer. The properties of the first seed layer and the common strained relaxed buffer layer are predetermined such that the common channel layer is under a tensile strain or is unstrained in the nMOS region and is under a compressive strain in the pMOS region. Aspects also include devices formed using the method. | 01-28-2016 |
20160027780 | METHOD FOR FORMING A GERMANIUM CHANNEL LAYER FOR AN NMOS TRANSISTOR DEVICE, NMOS TRANSISTOR DEVICE AND CMOS DEVICE - The disclosed technology generally relates to complementary metal-oxide-silicon (CMOS) devices, and more particularly to a transistor device comprising a germanium channel layer, such as an n-channel metal-oxide-silicon (NMOS) transistor device. In one aspect, a method of forming a germanium channel layer for an NMOS transistor device comprises providing a trench having sidewalls defined by a dielectric material structure and abutting on a silicon substrate's surface, and growing a seed layer in the trench on the surface, where the seed layer has a front surface comprising facets having a (111) orientation. The method additionally includes growing a strain-relaxed buffer layer in the trench on the seed layer, where the strain-relaxed buffer layer comprises silicon germanium. The method further includes growing a channel layer comprising germanium (Ge) on the strain-relaxed buffer layer. In other aspects, devices, e.g., an NMOS transistor device and a CMOS device, includes features fabricated using the method. | 01-28-2016 |
Siew Lian Loo, Kuala Lumpur W.p. Kuala Lumpur MY
Patent application number | Description | Published |
---|---|---|
20150283847 | Information Medium And A Method Of Producing The Same - The invention provides for an information medium containing one or more light transmissible opening. Further processes and/or security features may be added within this see-through section or on other part(s) of the information medium body or both. This includes, but not limited to, personalization, hologram stamping, laser engraving, printing, etc. | 10-08-2015 |
Sin Keong Loo, Selangor MY
Patent application number | Description | Published |
---|---|---|
20090025142 | Frames for futon sofa beds and methods of securing slats therein - A slat connector for use with a futon sofa bed may be used for connecting a slat to a rail of a frame of the futon sofa bed. The slat connector may include a body having an opening for receiving an end portion of a slat, and a protrusion extending in a generally normal direction from an outer surface of the body. The rail of the frame may include an opening for receiving the protrusion of the connector for connecting the slat to the rail. | 01-29-2009 |
20110185497 | Frames for futon sofa beds and methods of securing slats therein - A slat connector for use with a futon sofa bed may be used for connecting a slat to a rail of a frame of the futon sofa bed. The slat connector may include a body having an opening for receiving an end portion of a slat, and a protrusion extending in a generally normal direction from an outer surface of the body. The rail of the frame may include an opening for receiving the protrusion of the connector for connecting the slat to the rail. | 08-04-2011 |
Tze Mun Loo, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20150376716 | METHOD FOR EXAMINATION OF CARCINOGENIC RISK - The present invention provides a method capable of detecting a cancer and/or a carcinogenic risk, and a reagent for the detection thereof. The present invention also provides a method for screening for a pharmaceutical drug for reducing a carcinogenic risk and a pharmaceutical composition. Since cancer development closely correlates with alteration in gut microbiota, cancer development and/or a risk of cancer development are detected by detecting alteration in gut microbiota and a secondary bile acid produced by an intestinal bacterium. The present invention further provides a method for screening for a pharmaceutical drug with a gut microbiota as an index, and a pharmaceutical composition. | 12-31-2015 |
20160002699 | METHOD FOR SCREENING FOOD INGREDIENTS AND FOOD COMPOSITIONS - The present invention provides a method for screening for a food ingredient or a food composition that reduces a cancer risk and inhibits cancer development. A substance that reduces a cancer risk is screened by administering a candidate substance and analyzing alteration in gut microbiota or a metabolite produced by an intestinal bacterium. Also, candidate substances are screened by adding each candidate substance to a bacterial culture system and analyzing its effect on a bacterium involved in cancer development. | 01-07-2016 |
Wei Liam Loo, Penang MY
Patent application number | Description | Published |
---|---|---|
20090115926 | DISPLAY AND METHOD OF MAKING - Displays and methods of manufacturing displays are disclosed herein. An embodiment of a method of manufacturing a display comprises manufacturing a circuit board; forming a hole in a material; attaching the circuit board to the material, wherein the hole forms a cavity upon attachment of the circuit board to the material; and connecting a light source to the circuit board, the light source being located within the cavity. | 05-07-2009 |
20090117324 | ELECTRONIC SUBSTRATE HAVING CAVITIES AND METHOD OF MAKING - Electronic substrates having cavities located therein and methods of making the substrates are disclosed herein. An embodiment of a method of making the substrate comprises manufacturing a circuit board. An adhesive film is attached to the circuit board, wherein the adhesive film has a first side facing the circuit board and a second side located opposite the first side, and wherein the second side is adhesive. At least one cavity is formed in a material. The material is adhered to the second side of the adhesive film. | 05-07-2009 |
20110140133 | LIGHT EMITTING DEVICE HAVING INCREASED LIGHT OUTPUT - The light intensity emitted from a package is increased by adjusting a portion of the package encapsulant so that light impacting the side walls of the adjusted encapsulant portion will encounter total internal reflection (TIR) with the reflected light directed toward the top surface of the package. The adjusted portion of the package is positioned so that air can be used as the second (exterior) medium with the critical TIR angle being such that light emitted from a light source (such as from an LED die) will be directed primarily so as to escape the package from the top surface as opposed to being scattered internal to the package. In one embodiment, a lower portion of the encapsulant is surrounded by a casing to inwardly direct light from the light source that impacts the side of the encapsulant with an angle less than the critical TIR angle. | 06-16-2011 |
Weng Leong Loo, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20150243956 | ELECTRIC CONNECTOR ATTACHMENT STRUCTURE OF BATTERY PACK FOR ELECTRIC VEHICLE - To provide an electric-connector attachment structure of a battery pack for an electric vehicle, which can attach an electric connector to a battery pack even when the height of the battery pack for an electric-vehicle is set low, the electric-connector attachment structure includes: a battery pack 3 for an electric vehicle including a tray 4 of a box-like shape which accommodates a battery and has an opening on an upper side, and a cover 5 of a box-like shape having an opening on a lower side, the tray 4 and the cover 5 being joined at a horizontal plane; and an electric connector 6 to which an electrical cable 61 is connected. It further includes an inclined portion 441, 551 to which the electric connector 6 is connected, disposed at an inner side of the battery pack 3 with respect to a joint surface 461 at which the tray 4 and the cover 5 are joined, extending over lower and upper regions across the horizontal plane H passing through the joint surface 461; and a protruding portion 443, 553 disposed between the joint surface 461 and the inclined portion 441, 551 so as to protrude from the horizontal plane passing through the joint surface 461 in a direction opposite to the electric connector 6. The inclined portion 441, 551 is formed so as to be continuous from the protruding portion 443, 551. | 08-27-2015 |
20150255764 | BATTERY PACK FOR ELECTRIC VEHICLE - To provide a battery pack for an electric vehicle capable of enhancing the strength of the entire side wall of a tray, a battery pack for an electric vehicle includes: a tray | 09-10-2015 |
Weng Leong Loo, Chiryu-Shi JP
Patent application number | Description | Published |
---|---|---|
20110151693 | VEHICLE CHARGE INLET STRUCTURE - A vehicle charge inlet structure includes a first socket; a second socket; an electric power storage charged with power supplied from a first charge facility through the first charge connector or from a second charge facility through the second charge connector; a panel opening formed in a panel member defining a vehicle surface of the vehicle; and a box-shaped accommodating member positioned correspondingly to a position of the panel opening, wherein the accommodating member comprises a first wall portion and a second wall portion, and the first wall portion extends in parallel with the vehicle surface and is provided with the first socket while the second wall portion extends diagonally toward the vehicle surface from an end of the first wall portion and is provided with the second socket. | 06-23-2011 |
20120156539 | BATTERY CASING - A battery casing for receiving a battery for driving an electric vehicle, including: a tray member made from a resin and supporting the battery; a support member provided under a lower face of the tray member and supporting the tray member from a bottom thereof; a standing wall provided so as to stand in the tray member; and a sheet metal tray member placed on the tray member. The sheet metal tray member includes a plurality of sheet metal recesses that receive the battery and a sheet metal flange placed on an upper face of the standing wall. The standing wall includes a through hole formed through the standing wall in a standing direction of the standing wall. The support member and the sheet metal flange are fastened to the tray member by means of a sheet metal fastening member provided through the through hole. | 06-21-2012 |
20120164500 | AUTOMOTIVE BATTERY CASE - A battery case comprises a tray member ( | 06-28-2012 |
20120301765 | BATTERY CASE FOR VEHICLE - A battery case for a vehicle includes a tray member of resin, configured to hold batteries and having a plurality of projections formed on a bottom thereof, and a tray reinforcing member arranged so as to face the outer surface of the tray member and having at least one reinforcing member constituted by a metal plate, the reinforcing member being arranged on one side of the tray reinforcing member facing the tray member and raised from the one side of the tray reinforcing member. A recess is formed at least in the outer surface of one of the projections so as to correspond in position to the reinforcing member, and the reinforcing member is received in the recess. | 11-29-2012 |
20120321927 | BATTERY CASE FOR VEHICLE - A battery case for a vehicle includes a tray member ( | 12-20-2012 |
20160006147 | CABLE CONNECTING STRUCTURE OF BATTERY PACK - A cable connecting structure of a battery pack, the battery pack which is provided in a vehicle, the cable connecting structure includes: a plurality of cable side connectors which are provided at ends of a plurality of cables, respectively, and which are connected to the battery pack; and a plurality of battery pack side connectors to which the cable side connectors are detachably mounted, and which are arranged in parallel along a peripheral direction of a peripheral wall of the battery pack. In a state where the cable side connectors are mounted to the battery pack side connectors, portions of the cables which are respectively withdrawn from the cable side connectors are extended along the peripheral wall. | 01-07-2016 |