Chu, Hsinchu
Alex Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20140357161 | CENTER FLEX SINGLE SIDE POLISHING HEAD - A polishing head assembly for single side polishing of silicon wafers includes a polishing head and a cap. The polishing head includes a top surface and a bottom surface and defines a longitudinal axis extending therethrough. The cap is positioned coaxially with the polishing head and includes an upper surface and a lower surface. The upper surface is spaced from the bottom surface of the polishing head to form a chamber that allows the cap to deflect toward the polishing head. | 12-04-2014 |
Chao-Chieh Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120273257 | TRANSPARENT CONDUCTIVE STRUCTURE APPLIED TO A TOUCH PANEL AND METHOD OF MAKING THE SAME - A transparent conductive structure applied to a touch panel includes a substrate unit, a first coating unit, a transparent conductive unit, and a second coating unit. The substrate unit includes a transparent substrate. The first coating unit includes a first coating layer formed on the top surface of the transparent substrate. The transparent conductive unit includes a transparent conductive layer formed on the top surface of the first coating layer. The transparent conductive layer includes a plurality of embedded conductive circuits embedded into the first coating layer and arranged to form a predetermined embedded circuit pattern. The second coating unit includes a second coating layer formed on the top surface of the transparent conductive layer. The second coating layer has a touching surface formed on the top side thereof, and the touching surface allows an external object (such as user's finger, any type of touch pen, or etc.) to touch. | 11-01-2012 |
Che-Min Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20140167231 | LEADFRAME-TYPE SEMICONDUCTOR PACKAGE HAVING EMI SHIELDING LAYER CONNECTED TO GROUND - Disclosed is a leadframe-type semiconductor package having an EMI shielding layer connected to ground, comprising a leadframe, a chip, an encapsulant, and an EMI shielding layer. The encapsulant has two lead-extending sides and two leadless sides. The EMI shielding layer covers at least one surface of the encapsulant and the leadless sides. A metal tie bar coupling to the die attach pad of the leadframe has a cut end aligned with and exposed on one of the leadless sides. A ground lead also has a cut end aligned with and exposed on one of the leadless sides Since the EMI shielding layer covers and electrically connects the cut ends of the metal tie bar and the ground lead, the die pad with its metal tie bar of the leadframe is connected to the ground lead through external electrical connection outside the encapsulant to allow the die pad having ground potential. | 06-19-2014 |
Chen-Fu Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20110114966 | LIGHT EMITTING DIODE DEVICE - A high-brightness vertical light emitting diode (LED) device having an outwardly located metal electrode. The LED device is formed by: forming the metal electrode on an edge of a surface of a LED epitaxy structure using a deposition method, such as physical vapor deposition (PVD), chemical vapor deposition (CVD), evaporation, electro-plating, or any combination thereof; and then performing a packaging process. The composition of the LED may be a nitride, a phosphide or an arsenide. The LED of the invention has the following advantages: improving current spreading performance, reducing light-absorption of the metal electrode, increasing brightness, increasing efficiency, and thereby improving energy efficiency. The metal electrode is located on the edge of the device and on the light emitting side. The metal electrode has two side walls, among which one side wall can receive more emission light from the device in comparison with the other one. | 05-19-2011 |
20110316017 | WAFER-TYPE LIGHT EMITTING DEVICE HAVING PRECISELY COATED WAVELENGTH-CONVERTING LAYER - The invention relates to a wafer-type light emitting device having a substrate, one or more light emitting semiconductors formed on the substrate, one or more frames provided over the one or more light emitting semiconductors, and one or more wavelength-converting layers applied on the one or more light emitting semiconductors and confined by the one or more frames, wherein the wafer-type light emitting device is diced into a plurality of separate light emitting units. | 12-29-2011 |
Cheng-Chih Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100118460 | DC drive - A direct current (DC) drive includes a voltage input unit, a comparing unit, a latch unit and a voltage output unit. The voltage input unit has at least one input terminal and at least one output terminal provides a DC voltage. The comparing unit receives the DC voltage and generates a comparison control signal according to a comparison result obtained by comparing a voltage of a positive voltage terminal with a voltage of a negative voltage terminal. The latch unit is connected to the comparing unit and the voltage input unit. The voltage output unit connected to the latch unit receives the DC voltage from the voltage input unit. The latch unit selectively provides the DC voltage to the voltage output unit according to the comparison control signal. | 05-13-2010 |
Cheng-Yu Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090111208 | COLORS ONLY PROCESS TO REDUCE PACKAGE YIELD LOSS - Disclosed is an ordered microelectronic fabrication sequence in which color filters are formed by conformal deposition directly onto a photodetector array of a CCD, CID, or CMOS imaging device to create a concave-up pixel surface, and, overlayed with a high transmittance planarizing film of specified index of refraction and physical properties which optimize light collection to the photodiode without additional conventional microlenses. The optically flat top surface serves to encapsulate and protect the imager from chemical and thermal cleaning treatment damage, minimizes topographical underlayer variations which would aberrate or cause reflection losses of images formed on non-planar surfaces, and, obviates residual particle inclusions induced during dicing and packaging. A CCD imager is formed by photolithographically patterning a planar-array of photodiodes on a semiconductor substrate. The photodiode array is provided with metal photoshields, passivated, and, color filters are formed thereon. A transparent encapsulant is deposited to planarize the color filter layer and completes the solid-state color image-forming device without conventional convex microlenses. | 04-30-2009 |
Chia-Chi Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150051856 | METHOD FOR ESTIMATING VOLTAGE STABILITY - A method for estimating voltage stability, includes establishing a multi-port equivalent model and the measurement-based equivalent impedance; calculating the reactive power response factor through two consecutive samples from wide-area phasor measurement unit measurement; finding the mitigation factor; constructing the modified coupled single-port model with the modified impedance and voltage; and using the modified maximal loading parameter for voltage stability assessment. | 02-19-2015 |
20150051866 | METHOD FOR OPTIMIZING PHASOR MEASUREMENT UNIT PLACEMENT - A method for optimizing phasor measurement unit placement includes two phase, calculating a degree of each node of a power system; selecting a node with maximum degree as a center and propagate to the entire power system so as to form a spanning tree; selecting a feasible power dominating set (PDS) of minimum cardinality for the spanning tree in the Phase I. In phase II, use the Artificial Bees Colony Algorithm. According to the minimum PDS, calculating a fitness functions by the equation | 02-19-2015 |
Chia-Hung Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100283039 | ORGANIC PHOTOSENSITIVE OPTOELECTRONIC DEVICE - An organic photosensitive optoelectronic device includes an anode, an organic photosensitive layer formed on the anode and having a donor portion and an acceptor portion, a hole blocking layer formed on the organic photosensitive layer so as for the organic photosensitive layer to be sandwiched between the anode and the hole blocking layer, and a cathode formed on the hole blocking layer so as for the hole blocking layer to be sandwiched between the cathode and the organic photosensitive layer. The highest occupied molecular orbitals (HOMO) of the hole blocking layer is at least 0.3 eV higher than that of the donor portion. Therefore, the optoelectronic device efficiently suppresses dark current so as to enhance sensitivity when applied to a detector. | 11-11-2010 |
Chia-Yi Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130285753 | AUTOMATIC SELF-CALIBRATED OSCILLATION METHOD AND APPARATUS USING THE SAME - An automatic self-calibrated oscillation method and an apparatus using the same are provided. After a static time tuning (STT) table and a run time tuning (RTT) table have been established, the apparatus converts an output clock signal to generate a current RTT value at every predefined time and then compares the current RTT value with a reference RTT value generated in response to a STT value of the STT table, or with an interpolated result generated in response to the reference RTT value to generate a deviation value. Thus, through the deviation value, the output clock signal may be calibrated to address the target frequency without the assistance of external reference clock unit or locked loop unit after the STT table and the RTT table are established. | 10-31-2013 |
Chi-Chun Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090085872 | TILT-WHEEL MOUSE CIRCUIT - A tilt-wheel mouse circuit is provided. Without adding more I/O pins, the tilt-wheel mouse circuit provides extra scrolling-left and scrolling-right functions through an external-extend circuit and firmware of a micro-controller within the tilt-wheel mouse circuit. It follows that the cost of the manufacturing of the tilt-wheel mouse is accordingly low and the package size of the micro-controller is accordingly small. | 04-02-2009 |
Chien-Chung Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20140327038 | POWER SEMICONDUCTOR AND MANUFACTURING METHOD THEREOF - A power semiconductor includes a semiconductor substrate, a metal oxide semiconductor layer, a N-type buffer layer and a P-type injection layer. The semiconductor substrate has a first surface and a second surface. The metal oxide semiconductor layer is formed on the first surface for defining a N-type drift layer of the semiconductor substrate. The N-type buffer layer is formed on the second surface through ion implanting, and the P-type injection layer is formed on the N-type buffer layer through ion implanting. By utilizing the semiconductor substrate having drift layer and forming the N-type buffer layer and the P-type injection layer on the second surface of the semiconductor substrate through ion implanting, the ion concentration is adjustable. As a result, the electron hole injection efficiency and the width of depletion region are easily adjusted, the fabricating processes are simplified, and the fabricating time and cost are reduced. | 11-06-2014 |
20140327118 | POWER SEMICONDUCTOR DEVICE AND FABRICATING METHOD THEREOF - A method of fabricating a power semiconductor device includes the following steps. Firstly, a substrate is provided. A first epitaxial layer is formed over the substrate. A first trench is formed in the first epitaxial layer. A second epitaxial layer is refilled into the first trench. The first epitaxial layer and the second epitaxial layer are collaboratively defined as a first semiconductor layer. A third epitaxial layer is formed over the substrate, and a second trench is formed in the third epitaxial layer. A first doping region is formed in a sidewall of the second trench. An insulation layer is refilled into the second trench. The insulation layer, the first doping region and the third epitaxial layer are collaboratively defined as a second semiconductor layer. The power semiconductor device fabricated by the fabricating method can withstand high voltage and has low on-resistance. | 11-06-2014 |
Chien-Wen Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080315308 | LOW ON-RESISTANCE LATERAL DOUBLE-DIFFUSED MOS DEVICE AND METHOD OF FABRICATING THE SAME - A lateral-double diffused MOS device is provided. The device includes: a first well having a first conductive type and a second well having a second conductive type disposed in a substrate and adjacent to each other; a drain and a source regions having the first conductive type disposed in the first and the second wells, respectively; a field oxide layer (FOX) disposed on the first well between the source and the drain regions; a gate conductive layer disposed over the second well between the source and the drain regions extending to the FOX; a gate dielectric layer between the substrate and the gate conductive layer; a doped region having the first conductive type in the first well below a portion of the gate conductive layer and the FOX connecting to the drain region. A channel region is defined in the second well between the doped region and the source region. | 12-25-2008 |
20110204441 | LOW ON-RESISTANCE LATERAL DOUBLE-DIFFUSED MOS DEVICE - A lateral-double diffused MOS device is provided. The device includes: a first well having a first conductive type and a second well having a second conductive type disposed in a substrate and adjacent to each other; a drain and a source regions having the first conductive type disposed in the first and the second wells, respectively; a field oxide layer (FOX) disposed on the first well between the source and the drain regions; a gate conductive layer disposed over the second well between the source and the drain regions extending to the FOX; a gate dielectric layer between the substrate and the gate conductive layer; a doped region having the first conductive type in the first well below a portion of the gate conductive layer and the FOX connecting to the drain region. A channel region is defined in the second well between the doped region and the source region. | 08-25-2011 |
Chih-Hsing Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100088429 | METHOD FOR CONSTRUCTING A DECOMPOSITION DATA STRUCTURE OF MULTIPLE LEVELS OF DETAIL DESIGN FEATURE OF 3D CAD MODEL AND STREAMING THEREOF - A method for streaming multi-LOD design feature of a 3D-CAD model comprises defining a LOD of a 3D-CAD model with each design feature of the 3D-CAD model, wherein the design feature is the smallest 3D-CAD model constructing unit; constructing the LOD of the 3D-CAD model into a decomposition data structure of LOD design feature recording each design feature of the 3D-CAD model in different LODs, wherein the LOD comprises all unit assembly faces of the design features; constructing a switch face display mechanism controlling whether each design feature of the 3D-CAD model is displayed; and encapsulating a designated design feature into a packet based on users' configuration and transmitting the packet. The invention achieves multi-tier real-time incremental streaming transmission and implements streaming transmission into point-to-point information sharing for collaborative participants to receive information from others to obtain higher level information and share information to others for integrated information sharing efficiency. | 04-08-2010 |
20120265331 | FIVE-AXIS FLANK MILLING SYSTEM FOR MACHINING CURVED SURFACE AND THE TOOL-PATH PLANNING METHOD THEREOF - The invention discloses a five-axis flank milling system for machining curved surface and the method thereof, the system is capable of generating a tool path that minimizes the undercut error, overcut error, or the total machining error. The amount of the overcut, undercut, or total machining errors can be precisely controlled by adjustment of the cutter locations contained in a tool path. This invention is to transform tool path planning in five-axis flank milling into an optimal matching problem. The proposed mechanism of the invention significantly improves the manufacturing capability of five-axis flank milling. It enhances the machining quality by reducing various machining errors and provides a systematic approach to precise control of machining error in five-axis flank milling. | 10-18-2012 |
20150032250 | FIVE-AXIS FLANK MILLING SYSTEM FOR MACHINING CURVED SURFACE AND TOOLPATH PLANNING METHOD THEREOF - This invention provides a novel tool path planning method for five-axis flank milling by imposing the constraints of curve interpolation on the tool path. The tool motion is described in the form of spline curves during its optimization-driven calculation process, instead of discrete cutter locations in CNC linear interpolation. The coefficients of the curve equations are generated by minimizing accumulated geometrical errors on the machined surface using optimization algorithms. The continuity imposed by the spline motion reduces uneven modifications of cutter locations during the optimization process. The resultant tool path yields superior. | 01-29-2015 |
Chih-Hsun Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080268646 | REDUCED AREA DYNAMIC RANDOM ACCESS MEMORY (DRAM) CELL AND METHOD FOR FABRICATING THE SAME - A reduced area dynamic random access memory (DRAM) cell and method for fabricating the same wherein the cell occupies an area smaller than one photolithography pitch by two photolithography pitches through the formation of sidewall spacers along a first pattern to define a first portion of the active region of the memory cell and a second orthogonally oriented pattern to define a second portion of the active region of the memory cell thereby creating a ladder shaped active region for a column of the memory cells. | 10-30-2008 |
20080302412 | PHOTOVOLTAIC POWER DEVICE AND MANUFACTURING METHOD THEREOF - A photovoltaic power device is provided. The photovoltaic power device includes a donor substrate, a first emitting substrate; a second emitting substrate, a first anti-reflection layer, a first metal electrode, a second metal electrode and a second anti-reflection layer. In the photovoltaic power device, the first and the second emitting substrate are disposed in the opposite sides of the donor substrate to generate two electronic flows, and the first metal electrode is insulated from the second metal electrode by the second anti-reflection layer. | 12-11-2008 |
20090056807 | Solar cell and fabricating process thereof - A solar cell includes a semiconductor substrate, an emitter layer, at least one emitter contact region and at least one first electrode. The emitter layer is formed on at least one surface of the semiconductor substrate. A p-n junction is formed between the emitter layer and the semiconductor substrate. The emitter contact region is formed on portions of the emitter layer and has the same type of dopant as the emitter layer. The emitter contact region has a higher dopant concentration than the emitter layer. The first electrode is coupled with the emitter contact region. | 03-05-2009 |
Chih-Yuan Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130039392 | Satellite Signal Acquisition - A technique for reducing the dwell time in acquiring a satellite signal is provided. The technique minimizes the dwell time in searching for a satellite signal in cells of a search space by comparing the peak-power-to-average ratio (PAPR) to one or more thresholds at one or more intermediate points during the search in a code phase/Doppler frequency bin. The comparison is then used to determine whether to continue the search in a current code phase/Doppler frequency bin or to continue to the next code phase/Doppler frequency bin. | 02-14-2013 |
Chi-Ling Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080291733 | LOADING DATA WITH ERROR DETECTION IN A POWER ON SEQUENCE OF FLASH MEMORY DEVICE - A semiconductor device is provided to have two groups of nonvolatile memory cells, two groups of data registers and a compare circuit. Each of the two groups of the nonvolatile memory cells stores a set of predetermined data and a set of complementary data respectively. The two groups of data registers are respectively connected to the two groups of the nonvolatile memory cells. The compare circuit is connected to the two groups of the data registers, for performing a comparison to generate a compare result. | 11-27-2008 |
Ching-Wei Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090114586 | ION EXCHANGE RESIN TOWER AND DETECTION METHOD OF LIFETIME OF RESIN THEREIN - An ion exchange resin tower including a tank, a supply line, an output line, and a plurality of sampling tubes is provided. The supply line guides a liquid into the tank, such that an ion exchange occurs between the liquid and the ion exchange resin in the tank. The processed liquid is guided out of the tank via the output line. The sampling tubes are disposed on a sidewall of the tank to sample the liquid flowing through the resin. | 05-07-2009 |
Ching-Yuan Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090145753 | Biomechanical test system, measurement device, and biochemical test strip - A biochemical test system, a measurement device, and a biochemical test strip are provided. The biochemical test strip includes an insulating substrate, an electrode system disposed on the insulating substrate, and an identifying unit disposed on one side of the insulating substrate. The identifying unit includes N components, and at least one of the N components includes a groove. It should be noted that the term “N” in this specification is an integer greater than two. The measurement device includes a microprocessor and a connector, wherein the connector is coupled to the identifying unit for receiving a signal of an identification code corresponding to the identifying unit, and the microprocessor is coupled to the connector for receiving the signal from the connector. | 06-11-2009 |
20130112557 | Handheld Blood Glucose Monitoring Device With Messaging Capability - A patient monitoring network pertaining to blood glucose and other analyte measurements includes wireless blood glucose or other analyte measuring devices and a networked computer or server. Each monitoring device is associated with a patient and is configured to measure the glucose level or other analyte from a given blood sample via inserted test strips, transmit the measurements to the networked computer, and display received messages. The blood glucose monitoring device includes means for substantially reducing factors that could affect the glucose measurement such as thermal and RF interference. | 05-09-2013 |
20140021046 | ELECTRODE STRIP AND SENSOR STRIP AND MANUFACTURE METHOD THEREOF AND SYSTEM THEREOF - The present disclosure relates to an electrode strip, a sensor strip, a system thereof and a manufacturing method thereof. The sensor strip includes a first reactive film, a second reactive film and a vent hole. The first reactive film includes a substrate, a first electrode layer and a first insulation layer. The first end of the first insulation layer is concaved to a first depth to form a first reactive area. The second reactive film includes a second electrode layer and a second insulation layer. The first end of the second insulation layer is concaved to a second depth to form a second reactive area. The vent hole penetrates the second insulation layer, the second electrode layer and the first insulation layer so as to connect the first reactive area and the second reactive area. | 01-23-2014 |
20140182399 | MULTI-FUNCTION BIOLOGICAL SENSING DEVICE - A multi-function biological sensing device including a multi-function card, a multi-function card slot, a first multi-function module, and a second multi-function module is provided. The multi-function card includes a first pin set. The multi-function card slot is configured to receive the multi-function card and includes a second pin set. The first multi-function module is disposed on the multi-function card and electrically connected to the first pin set. The second multi-function module is disposed on the multi-function card slot and electrically connected to the second pin set. Accordingly, the first multi-function module and the second multi-function module perform an electrical connection via the first pin set and the second pin set so as to provide at least one additional function. | 07-03-2014 |
20140367261 | DEVICE AND METHOD FOR MEASURING PROTHROMBIN TIME AND HEMATOCRIT BY ANALYZING CHANGE IN REACTANCE IN A SAMPLE - Devices and methods for measuring prothrombin time (PT) and hematocrit (HCT) by analyzing the change in reactance in a sample are presented. A diagnostic device for measuring HCT and PT of a fluid includes a relative electrode-type sensor device and a blood test card assembly including one or more pairs of electrodes, wherein alternating current (AC) provided by the sensor device is used to measure and calculate HCT and PT of blood test using the reactance analysis. | 12-18-2014 |
Chun-Chi Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130145186 | UNIVERSAL SERIAL BUS DEVICE CAPABLE OF REMOTE WAKE-UP THROUGH A SPECIAL MASK CIRCUIT - The present invention discloses a Universal Serial Bus (“USB”) device capable of remote wake-up through a special mask circuit. The USB device includes an Ethernet port to transmit a first signal in response to a predetermined network packet, a wake-up pin to transmit a second signal in response to a remote wake-up trigger signal, a remote wake-up circuit to generate a wake-up signal in response to either the first signal or the second signal, and a mask circuit to receive the wake-up signal and delay transmission of the wake-up signal to a remote USB host for a predetermined delay time. | 06-06-2013 |
20130145191 | UNIVERSAL SERIAL BUS DEVICE AND METHOD FOR POWER MANAGEMENT - The present invention discloses a Universal Serial Bus (“USB”) device with a power saving mechanism. The USB device includes an Ethernet physical layer, a USB physical layer, a wakeup packet detection circuit configured to receive a wakeup packet from the Ethernet physical layer, and a standby power saving control circuit. The standby power saving control circuits selects a connection speed from the group including EEE, 10 Mbps, 100 Mbps, 1 Gbps and 10 Gbps, wherein the standby power saving control circuit is able to connect to a wakeup device at the selected connection speed, so that the USB system can enter an optimal power saving status while in a standby mode. The connection speeds are defined in the specification of IEEE 802.3az as 10BASE-T, 100BASE-TX, 1000BASE-T, 10GBASE-T, 1000BASE-KX, 10GBASE-KX4, 10GBASE-KR. | 06-06-2013 |
Chun-Hsueh Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130027091 | CONTROL CIRCUIT AND METHOD FOR SENSING AN ELECTRODE ARRAY AND TOUCH CONTROL SENSING SYSTEM USING THE SAME - A control circuit for a sensing electrode array is described. The control circuit for the sensing electrode array includes a signal intensity analyzer, an intensity-to-phase frequency converter, and a phase frequency analyzing unit. The signal intensity analyzer obtains an intensity signal corresponding to a sensing signal of each sensing line of the sensing electrode array, wherein each intensity signal is a direct-current signal. The intensity-to-phase frequency converter generates a phase frequency signal based on the intensity signal. At least the phase or the frequency of the phase frequency signal is related to the level of the corresponding intensity signal. The phase frequency analyzing unit obtains a signal magnitude of the corresponding sensing line according to each phase frequency signal. The control circuit for the sensing electrode array enhances the operating speed and the signal-to-noise ratio of the touch control sensing system without increasing the manufacturing cost. | 01-31-2013 |
20130033442 | CONTROL CIRCUIT AND METHOD FOR SENSING ELECTRODE ARRAY AND TOUCH CONTROL SENSING SYSTEM USING THE SAME - A control circuit for a sensing electrode array is described. The control circuit for the sensing electrode array includes a down-conversion circuit, an intensity-to-phase frequency converter, and a phase frequency analyzing unit. The down-conversion circuit down-converts a sensing signal of each sensing line of the sensing electrode array to obtain a corresponding down-converted signal. Each down-converted signal is substantially a direct-current signal. The intensity-to-phase frequency converter generates a corresponding phase frequency signal for each down-converted signal. At least the phase or the frequency of the phase frequency signal is related to the level of the corresponding down-converted signal. The phase frequency analyzing unit obtains signal magnitude of the corresponding sensing lines based on the phase frequency signal. Therefore, the control circuit for the sensing electrode array enhances operating speed and signal-to-noise ratio of the touch control sensing system without increasing the manufacturing cost. | 02-07-2013 |
20130057491 | CONTROLLING SYSTEM AND ACONTROLLING METHOD OF A TOUCH PANEL, AND A STYLUS PEN FOR APPLYING TO THE TOUCH PANEL - A controlling system of a touch panel comprises of a drive signal generating circuit, a sensing module for sensing a waveform signal from the touch panel, and a signal processing module for enabling and disabling the drive signal generating circuit based on the signal outputted by the sensing module. Therefore, the mentioned controlling system can support the active and the passive touch modes. In addition, the present invention further provides a controlling method of the touch panel and a stylus pen applied to the mentioned controlling system. | 03-07-2013 |
Chun-Hsun Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090014847 | INTEGRATED CIRCUIT PACKAGE STRUCTURE WITH ELECTROMAGNETIC INTERFERENCE SHIELDING STRUCTURE - An integrated circuit (IC) package structure with an electromagnetic interference (EMI) shielding structure utilizes double-layer successive cladding process. A dielectric coating layer and an EMI shielding layer material are sequentially coated on surface of a carrying substrate, an IC on the carrying substrate, and all the other devices. The EMI shielding layer is closely adhered to and bonded on a ground metal area exposed on an upper surface of the carrying substrate, the EMI shielding layer on the package is connected to a ground plane under the carrying substrate in series, so as to form a protection cover having a closed EMI shielding space to isolate the interference of electromagnetic waves from outside. | 01-15-2009 |
20130211732 | GAS DETECTING SYSTEM, DEVICE AND METHOD - A gas detecting system, device and method use a variable pulse voltage waveform to increase the temperature of a detecting unit of the gas detecting system so it reacts with gas molecules from a particular space, and outputs a sensing signal. A processing unit of the gas detecting system then performs calculations on the sensing signal, such that an analysis unit may determine the presence of a target gas in the particular space, and further the composition and concentration of the target gas within the particular space, thus providing a detection that is accurate, rapid and convenient. | 08-15-2013 |
Chun-Lin Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20140131768 | BRIDGE STRUCTURE - A bridge structure for use in a semiconductor device includes a semiconductor substrate and a semiconductor structure layer. The semiconductor structure layer is formed on a surface of the semiconductor substrate and a lattice difference is formed between the semiconductor structure layer and the semiconductor substrate. The semiconductor structure layer includes at least a first block, at least a second block and at least a third block, wherein the first block and the third block are bonded on the surface of the semiconductor substrate, the second block is floated over the semiconductor substrate and connected with the first block and the third block. | 05-15-2014 |
20140374834 | GERMANIUM STRUCTURE, GERMANIUM FIN FIELD EFFECT TRANSISTOR STRUCTURE AND GERMANIUM COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR TRANSISTOR STRUCTURE - A germanium (Ge) structure includes a substrate, a Ge layer and at least a Ge spatial structure. The Ge layer is formed on the substrate, and a surface of the Ge layer is a Ge {110} lattice plane. The Ge spatial structure is formed in the Ge layer and includes a top surface and a sidewall surface, wherein the top surface is a Ge {110} lattice plane and the sidewall surface is perpendicular to the top surface. An axis is formed at a junction of the sidewall surface and the top surface, and an extensive direction of the axis is parallel to a Ge [112] lattice vector on the surface of the Ge layer, therefore the sidewall surface is a Ge {111} lattice plane. Because Ge {111} surface channels have very high electron mobility, this Ge spatial structure may be applied for fabricating high-performance Ge semiconductor devices. | 12-25-2014 |
Chun-Wei Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130176237 | DUAL SCREEN ELECTRONIC DEVICE AND OPERATION METHOD THEREOF - A dual screen electronic device is provided and includes a main body, a protection cover, and a first processor. The main body includes a housing having a front frame and a rear cover, and a first display screen located in the housing. The first display screen is exposed through the front frame to display a first display image. The protection cover is detachably fixed on the rear cover, and includes a second display screen to display a second display image. The first processor is located in the housing and electrically connected to the first and second display screens. The first and second display images are controlled by the first processor in accordance with an instruction inputted to the first and second display screens, such that the second display image is the same as or different from the first display image. | 07-11-2013 |
20140071023 | DISPLAYING METHOD AND PORTABLE DEVICE - A displaying method for a portable device having a first surface and a second surface opposite to the first surface is provided. The portable device includes a first display device configured on the first surface, and a detachable rear cover covers the second surface. A second display device is configured on the detachable rear cover. In the displaying method, a function launching signal is received to execute a function corresponding to the signal, and a frame corresponding to the executed function is displayed on the first display device. An input signal is received to select a portion of the frame, and the selected portion of the frame is transmitted to the second display device. The selected portion of the frame is displayed on the second display device. | 03-13-2014 |
20140210690 | REAL-TIME MULTITASK OPERATING METHOD AND ELECTRONIC DEVICE - A real-time multitask operating method for an electronic device. The electronic device has a first display device and a second display device. The first display device and the second display device are respectively disposed on two surfaces of the electronic device corresponding to each other. In the method, a signal is received when a first function is executed by the electronic device to display a first frame corresponding to the first function by the first display device. The first frame and a second frame corresponding to the signal are displayed on the first display device and the second display device according to the signal when the first function is still executed. The first frame and the second frame are displayed on different display devices. | 07-31-2014 |
20150096877 | TOUCH DISPLAY DEVICE - A touch display device including a substrate, a display medium layer disposed above the substrate, first side electrodes and a sensing electrode disposed above the substrate is provided. The display medium layer includes charged particles and micro-structures connected to each other. Each of the micro-structures holds a portion of the charged particles, and has a first side wall which is not parallel to the substrate. Each of the first side electrodes is disposed above the first side wall of each of the micro-structures. The micro-structures are disposed between the substrate and the first side electrodes. A touch sensing unit is composed by the sensing electrode and the first side electrodes. | 04-09-2015 |
Chu Yu Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090174373 | CLAMP CIRCUIT AND COMBINATIONAL CIRCUIT THEREOF - A clamp circuit comprises a first transistor, a second transistor and a voltage-dividing circuit. The first transistor has a source terminal connected to a reference voltage, and has a drain terminal grounded through a current source. The second transistor has a gate terminal connected to the gate and drain terminals of the first transistor, and has a drain terminal grounded. The voltage-dividing circuit is connected to an input voltage end, an output voltage end and a source terminal of the second transistor for providing a clamping voltage. | 07-09-2009 |
De-You Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080246210 | PAPER FEEDING DEVICE - A paper feeding device comprises an upper frame, a pickup roller assembly connected to the upper frame and a lower frame. The pickup roller assembly includes a roller frame, a separating roller, a pickup roller, and a belt sleeved on both the separating roller and the pickup roller. The separating roller and the pickup roller are connected to the roller frame. The belt impels the separating roller and the pickup roller to press against the roller frame. When the separating roller rotates, the friction created between the separating roller and the roller frame and the friction created between the pickup roller and the roller frame drives the pickup roller assembly to rotate, then the paper is fed into the paper feeding device. The structure of the paper feeding device is simple and the cost is lower than the conventional one, moreover, it is convenient to assemble. | 10-09-2008 |
Han-Wen Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20140147927 | METHOD FOR ANALYZING THE LIQUEFIED PETROLEUM GAS AND DEVICE THEREOF - A method for analyzing the liquefied petroleum gas comprises the following steps. Provide a sample of the liquefied petroleum gas, and one main component group of the liquefied petroleum gas comprises at least one sub component group. Analyze the sample of the liquefied petroleum gas so as to obtain a first measured THC corresponding to the main component group and a second measured THC corresponding to the sub component group. Obtain a regressed THC according to the second measured THC and a predetermined relationship of THC. Obtain a result of THC according to the first measured THC, the regressed THC, and a predetermined range of THC. The predetermined range of THC corresponds to the main component group. The device for analyzing the liquefied petroleum gas comprises an inlet, a multiposition valve, a first column, a second column, an analyzing apparatus, and a computing unit. | 05-29-2014 |
Hisn-Ling Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080204413 | OPERATION METHOD OF WIRELESS POINTING INPUT APPARATUS - An operation method of a wireless pointing input apparatus is provided. The operation method includes following steps. The displacement vector of the wireless pointing input apparatus is detected with a resolution. The displacement vector of the wireless pointing input apparatus is transmitted to a host in a wireless way every a time interval. The time interval is decreased correspondingly if the resolution is increased. Or, the time interval is increased correspondingly if the resolution is decreased. | 08-28-2008 |
Hong Yu Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080218846 | Method For Preparing A Periodically Poled Structure - A method for preparing a periodically poled structure according to this aspect of the present invention comprises the steps of providing a ferroelectric substrate and performing a poling process by applying a poling current to at least one portion of the ferroelectric substrate according to a current waveform. The current waveform include a major phase and a tailed phase accompanying the major phase; the major phase has at least one peak current (Ip) and terminates when the current drops substantially equal to Ip/e, and the charge delivered to the portion of the ferroelectric substrate during the major phase is larger than that delivered during the tailed phase. The nucleation phase is configured to generate nucleation sites in the portion of the ferroelectric substrate and the spreading phase is configured to increase the size of the nucleation sites. | 09-11-2008 |
Hsin-Hsu Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130266864 | FERROUS PHOSPHATE POWDERS, LITHIUM IRON PHOSPHATE POWDERS FOR LI-ION BATTERY, AND METHODS FOR MANUFACTURING THE SAME - Ferrous (II) phosphate (Fe | 10-10-2013 |
20140045066 | FERROUS PHOSPHATE POWDERS, LITHIUM IRON PHOSPHATE POWDERS FOR LI-ION BATTERY, AND METHODS FOR MANUFACTURING THE SAME - Ferrous (II) phosphate (Fe | 02-13-2014 |
Hsueh-Liang Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150182470 | RECONSTITUTED APOLIPOPROTEIN B LIPOPARTICLE, A PREPARATION METHOD AND USES THEREOF - The present invention provides a method for preparing a reconstituted apolipoprotein B lipoparticle and the method comprises steps of (a) dissolving an apolipoprotein B and a lipid in a first buffer containing 2 M to 8 M urea and 1 wt % to 15 wt % amphiphilic compounds to form a mixture; and (b) dialyzing the mixture against a second buffer containing 0 M to 2M urea and 0 wt % to 0.5 wt % amphiphilic compounds for 1 to several times for lowering concentrations of the urea and the amphiphilic compounds in the mixture. The present invention further provides an apolipoprotein B lipoparticle and a use for the production of an apolipoprotein B lipoparticle used for delivering a hydrophobic substance. | 07-02-2015 |
Huan-Ping Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20140117443 | DOUBLE DIFFUSED METAL OXIDE SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF - The present invention discloses a double diffused metal oxide semiconductor (DMOS) device and a manufacturing method thereof. The DMOS device includes: an isolation structure for defining device regions; a gate with a ring-shaped structure; a drain located outside the ring; and a lightly doped drain, a source, and a body electrode located inside the ring. To increase the sub-threshold voltage at the corners of the gate, the corners are located completely on the isolation structure, or the lightly doped drain is apart from the corners by a predetermined distance. | 05-01-2014 |
20140120676 | DOUBLE DIFFUSED METAL OXIDE SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF - The present invention discloses a double diffused metal oxide semiconductor (DMOS) device and a manufacturing method thereof. The DMOS device includes: an isolation structure for defining device regions; a gate with a ring-shaped structure; a drain located outside the ring; and a lightly doped drain, a source, and a body electrode located inside the ring. To increase the sub-threshold voltage at the corners of the gate, the corners are located completely on the isolation structure, or the lightly doped drain is apart from the corners by a predetermined distance. | 05-01-2014 |
20140120679 | DOUBLE DIFFUSED METAL OXIDE SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF - The present invention discloses a double diffused metal oxide semiconductor (DMOS) device and a manufacturing method thereof. The DMOS device includes: an isolation structure for defining device regions; a gate with a ring-shaped structure; a drain located outside the ring; and a lightly doped drain, a source, and a body electrode located inside the ring. To increase the sub-threshold voltage at the corners of the gate, the corners are located completely on the isolation structure, or the lightly doped drain is apart from the corners by a predetermined distance. | 05-01-2014 |
20150079755 | DOUBLE DIFFUSED METAL OXIDE SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF - The present invention discloses a double diffused metal oxide semiconductor (DMOS) device and a manufacturing method thereof. The DMOS device includes: a first conductive type substrate, a second conductive type high voltage well, a gate, a first conductive type body region, a second conductive type source, a second conductive type drain, a first conductive type body electrode, and a first conductive type floating region. The floating region is formed in the body region, which is electrically floating and is electrically isolated from the source and the gate, such that the electrostatic discharge (ESD) effect is mitigated. | 03-19-2015 |
Hung Kuo Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150041539 | TWO DIMENSIONAL CODE AND METHOD OF CREATING THE SAME - A computer-implemented method of creating a two dimensional code comprises providing a two dimensional code comprising a cell, providing a picture comprising a patch corresponding to the cell of the two dimensional code, providing a plurality of cell patterns different from each other, wherein each cell pattern comprises a plurality of sub-cells, and determining one of the plurality of cell patterns for the cell of the two dimensional code according to the patch of the picture. | 02-12-2015 |
Hung-Shen Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080197367 | Method of super flat chemical mechanical polishing technology and semiconductor elements produced thereof - The present invention provides a method of super flat chemical mechanical polishing (SF-CMP) technology, which is a method characterized in replacing laser lift-off in a semiconductor fabricating process. SF-CMP has a main step of planting a plurality of polishing stop points before polishing the surface, which is characterized by hardness of the polishing stop points material being larger than hardness of the surface material. Therefore, the present method can achieve super flat polishing surface without removing polishing stop points. | 08-21-2008 |
20080199653 | Method of forming two-dimensional pattern by using nanospheres - The present invention relates to a method of forming a two-dimensional pattern, which includes: dispersing a plurality of spheres on a substrate; using the spheres to form a mask on the substrate; etching the substrate; and removing the mask from the substrate. In addition, the present invention further relates to a method of processing a surface of a substrate, which includes: dispersing a plurality of spheres on the surface of the substrate; depositing a substance among the spheres; and removing the spheres to leave the deposited substance on the surface of the substrate. The method of the present invention achieves a quicker and simpler process with a lower cost. In addition, a light emitting device manufactured through the method of the present invention has preferred light extraction efficiency and a variable radiation field pattern. | 08-21-2008 |
Hwei-Jay Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20140158948 | METHOD FOR FABRICATING A CONDUCTIVE PASTE - The present invention provides a method for fabricating a conductive paste comprising the following steps: (a) preparing an organic medium and a mixed powder, wherein the organic medium contains an organic solvent, a resin and a first anionic surfactant, and the mixed powder contains a carbide and a doped-polyaniline, wherein the doped-polyaniline is produced by co-doping a polyaniline with a second anionic surfactant in an acid; and (b) mixing the organic medium and the mixed powder to obtain the conductive paste, which has a significantly improved conductivity. | 06-12-2014 |
I-Ching Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120239178 | DEVICE PERFORMANCE PARMETER TUNING METHOD AND SYSTEM - A method comprises computing respective regression models for each of a plurality of failure bins based on a plurality of failures identified during wafer electrical tests. Each regression model outputs a wafer yield measure as a function of a plurality of device performance variables. For each failure bin, sensitivity of the wafer yield measure to each of the plurality of device performance variables is determined, and the device performance variables are ranked with respect to sensitivity of the wafer yield measure. A subset of the device performance variables which have highest rankings and which have less than a threshold correlation with each other are selected. The wafer yield measures for each failure bin corresponding to one of the selected subset of device performance variables are combined, to provide a combined wafer yield measure. At least one new process parameter value is selected to effect a change in the one device performance variable, based on the combined wafer yield measure. The at least one new process parameter value is to be used to process at least one additional wafer. | 09-20-2012 |
I-Ming Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080248515 | Optimizing culture medium for CD34<+> hematopoietic cell expansion - The present invention provides a method of determining the optimal composition of a serum-free, eukaryotic cell culture medium supplement, using 2-level factorial design and the deepest ascent method. The invention further provides a method of making a serum-free eukaryotic cell culture medium supplement and the generated thereof. The invention further provides a method of making a serum-free, eukaryotic cell culture medium and the medium generated thereof. The invention further provides a kit containing the medium of the invention. The invention also provides a method of expanding CD34<+> hematopoietic cells and a composition comprising CD34<+> hematopoietic cells in a serum-free, eukaryotic cell culture medium of the invention. | 10-09-2008 |
20130180852 | ELECTRODE, SENSOR CHIP USING THE SAME AND METHOD OF MAKING THE SAME - A working electrode includes a conducting layer, a carbon nanotube layer electrophoretically deposited on the conducting layer; and a gold nanoparticle layer sputter-deposited on the carbon nanotube layer. A sensor chip having the working electrode and a method of fabricating the working electrode are also disclosed. | 07-18-2013 |
Jenn-Lien Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090172158 | MEMORY MANAGEMENT SYSTEM AND METHOD FOR OPEN PLATFORM - The present invention relates to a memory management system and method for open platform. The memory management system and method of the present invention utilizes the main spirit of sharing service in open platform. When the used memory in local open platform exceeds an upper limit, the standard service bundle access interface is used for accessing the standard service bundle in remote open platform. Therefore, the standard service bundle in local open platform can be off-loaded to release the memory space so as to resolve the memory shortage problem. The stability of the whole system can be maintained. | 07-02-2009 |
Jui-Yi Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090057696 | Light emitting diode device and manufacturing method therof - A light-emitting diode device (LED) device and manufacturing methods thereof are provided, wherein the LED device comprises a substrate, a first n-type semiconductor layer, an n-type three-dimensional electron cloud structure, a second n-type semiconductor layer, an active layer and a p-type semiconductor layer. The first n-type semiconductor layer, the n-type three-dimensional electron cloud structure, the second n-type semiconductor layer, the active layer and the p-type semiconductor layer are subsequently grown on the substrate. | 03-05-2009 |
20100046205 | OPTO-ELECTRONIC DEVICE - The present application relates to an opto-electronic device. The opto-electronic device includes an n-cladding layer, a p-cladding layer and a multi-quantum well structure. The multi-quantum well structure is located between the p-cladding layer and the n-cladding layer, and includes a plurality of barrier layers, a plurality of well layers and a barrier tuning layer. The barrier tuning layer is made by doping the barrier layer adjacent to the p-cladding layer with an impurity therein for changing an energy barrier thereof to improve the light extraction efficiency of the opto-electronic device. | 02-25-2010 |
20100102295 | LIGHT EMITTING DEVICE - This invention discloses a light-emitting device comprising a semiconductor stack layer having an active layer of a multiple quantum well (MQW) structure comprising alternate stack layers of quantum well layers and barrier layers, wherein the barrier layers comprise at least one doped barrier layer and one undoped barrier layer. The doped barrier layer can improve the carrier mobility of the electron holes and increase the light-emitting area and the internal quantum efficiency of the active layer. | 04-29-2010 |
Kung-Hsien Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130318513 | APPARATUS FOR UPDATING FIRMWARE OR PARAMETERS AND THE COMPUTER USING THE SAME - An apparatus for updating firmware or parameters is disclosed. The apparatus is disposed in a computer system and electrically coupled to a platform controller hub (PCH) chipset having a first USB host interface and a nonvolatile memory. The apparatus comprises: a second USB host interface; a switch element, electrically coupled to the first USB host interface, the second USB host interface and a USB device, wherein the switch element electrically couples the USB device to either the first USB host interface or the second USB host interface; and a control element, electrically coupled to the second USB host interface and the switch element, wherein when the computer system is not powered on normally, the control element controls the switch element to electrically couple the USB device to the second USB host interface, wherein the control element fetches a firmware or parameters stored in the USB device and updates the nonvolatile memory with the fetched firmware or the parameters. | 11-28-2013 |
Li-An Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130081572 | DETECTING PLATFORM FOR HOLDING A TINY INSECT - A detecting platform for holding a tiny insect includes a main body forming a containing space, which passes through the main body and is surrounded by side walls of the main body. A first side wall and a second side wall of the side walls are opposite to each other, and the area of the second side wall is smaller than that of the first side wall. The main body forms a first opening and a second opening passing through the first side wall and the second side wall respectively for the tiny insects entering and leaving the containing space. A bottom plate covers a first through surface of the containing space to form a bottom surface and a detecting area is configured thereon to holding the tiny insects. Accordingly, the tiny insects can stay on the detecting area so as to detect the characteristics of the tiny insects expediently. | 04-04-2013 |
20130081573 | SYSTEM FOR CLASSIFYING TINY INSECTS - A system for classifying tiny insects includes a cultivation tank, a detecting container, a detector, a gathering device, and a control unit. The cultivation tank is connected to the detecting container, so that the hatched tiny insects can enter the detecting area of the detecting container from the cultivation tank. The detector is used for detecting the characteristics of the tiny insects in the detecting area, and then the control unit controls the switching unit of the gathering device to switch the gathering containers for gathering the tiny insects according to the detecting results. The system of the present invention is capable of automatically classifying the tiny insects and then gathering them to different gathering containers according to their characteristics, so as to decrease the man power and time necessary for factitious classification. | 04-04-2013 |
20130083974 | IMAGE METHOD FOR CLASSIFYING INSECTS AND CLASSIFYING PROCESS FOR INSECTS - An image method for classifying insects includes the following steps: obtaining detecting images of the insects in a detecting area; obtaining a first foreground image related to the insects by background subtraction; extracting the saturation from the first foreground image and eliminating the non-characteristic objects therein to obtain a second foreground image; extracting the characteristics related to the insects from the second foreground image according to a threshold; and, determining the classifications or the sexes of the insects according to the characteristics. Accordingly, the image method for classifying insects can be used for automatically classifying the insects so as to save the manpower and time. | 04-04-2013 |
Li-Wei Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120099228 | ESD PROTECTION FOR RF CIRCUITS - An electrostatic discharge (ESD) circuit, adaptive to a radio frequency (RF) device, which includes a RF circuit coupled between a VDD power rail and a VSS power rail and having a RF I/O pad, includes an ESD clamp circuit coupled between a VDD power rail node and the VSS power rail node and a LC-tank structure coupled between the VDD power rail node and the VSS power rail node and to the RF I/O pad. The LC-tank structure includes a first ESD block between the VDD power rail node and the RF I/O pad, and a second ESD block between the VSS power rail node and the RF I/O pad. At least one of the first and second ESD blocks includes a pair of diodes coupled in parallel with each other and an inductor coupled in series with one of the pair of diodes. | 04-26-2012 |
20120170161 | ELECTROSTATIC DISCHARGE CIRCUIT FOR RADIO FREQUENCY TRANSMITTERS - A representative electrostatic discharge (ESD) protection circuit includes a silicon-controlled rectifier (SCR) that is electrically coupled to the output of a power amplifier; an ESD detection circuit that triggers the SCR responsive to detect an electrostatic discharge on an ESD bus; and an ESD clamp circuit that is coupled to the first voltage line. | 07-05-2012 |
20130163127 | ESD PROTECTION CIRCUIT - An electrostatic discharge protection circuit includes an input node coupled to receive an input signal and an output node coupled to output the input signal to an internal circuit. A first inductor is coupled to the input node and to the output node, and a second inductor is coupled to the output node and to a first power supply node through a resistance. A plurality of protection devices are coupled to the first and second inductors and are disposed in parallel with each other. | 06-27-2013 |
Miao-Tsai Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100314612 | WHITE ORGANIC LIGHT-EMITTING DEVICE - A white organic light-emitting device is provided by the present invention. The white organic light-emitting device includes an anode, a hole transport layer, a first light-emitting layer, a second light-emitting layer, a third light-emitting layer, an electron transport layer and a cathode, wherein the second light-emitting layer is formed between the first and the third light-emitting layers, the emission wavelength of the second light-emitting layer is longer than that of the first and third light-emitting layers, and the host material of the first and third light-emitting layer are different. The white organic light-emitting device of the present invention is capable of effectively increasing the luminous efficiency, reducing operating voltage, and providing color stability. | 12-16-2010 |
Ming-Teng Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090038924 | AUTOMATIC TIMING SWITCH DEVICE - An automatic timing switch device includes a switch control wheel, a driving assembly, and a plurality of push switches. The switch control wheel includes a plurality of wheel-shaped structures stacked sequentially, wherein each of the wheel-shaped structures has at least one notch formed on an outer periphery of the switch control wheel, and the diameters of the wheel-shaped structures reduce sequentially so that the switch control wheel is in tapered shape. The driving assembly drives the switch control wheel to rotate. The push switches are switched by engaging into or separating from the notches of the wheel-shaped structures as the switch control wheel rotated by the driving assembly. Since the switch control wheel is in a tapered shape, so that the switch control wheel is easily to be formed monolithically and is convenient to be installed to the case of the automatic timing switch device. | 02-12-2009 |
20090046540 | AUTOMATIC TIMING CONTROL DEVICE CASE - An automatic timing control device case which is used for accommodating a timing control rotation shaft and a plurality of switches. A motor is disposed on the case for driving a gear set connected to the timing control rotation shaft to rotate, thereby controlling on or off of the switches through the timing control rotation shaft. The automatic timing control device case includes a body and a gear box. The body has an accommodation space for accommodating the timing control rotation shaft and the plurality of switches. The gear box is integrally formed in the body for accommodating the gear set. The gear box has at least one through-hole communicating the gear box and the accommodation space, such that the gear set is connected to and drives the timing control rotation shaft. | 02-19-2009 |
20110186412 | TIMER - A timer includes a case, a shaft, a cam wheel, a drive mechanism, and a plurality of switch blades disposed within the case. The shaft is rotatably and reciprocally movably disposed in the case. The cam wheel is pivoted on the shaft and rotates together with the shaft when setting, or rotates independently by the drive mechanism. The cam wheel includes a plurality of cam tracks on one side surface thereof and a plurality of ratchets and grooves on a circular rim thereof. The drive mechanism contacts the ratchets to drive the cam wheel to rotate relative to the shaft. The switch blades respectively contact the cam tracks of the cam wheel, and correspondingly generate an electrical connection/disconnection. When the shaft moves to the setting position and the cam wheel being rotated by the user, a flexible element touches the grooves formed on the circular rim results a tactile feedback. | 08-04-2011 |
Mu-Tao Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090114931 | Light emitting module and method of forming the same - A method for forming a pixel of an LED light source is provided. The method includes following steps: forming a first layer on a substrate; forming a second layer and a first light-emitting active layer on the first layer; exposing a portion of an upper surface of the first layer; forming a third layer on the substrate; forming a fourth layer and a second light-emitting active layer on the third layer; exposing a portion of an upper surface of the third layer; and forming a first electrode on the exposed upper surface of the first layer, a second electrode on a portion of an upper surface of the second layer, a third electrode on the exposed upper surface of the third layer, and a fourth electrode a portion of an upper surface of the fourth layer. The first light-emitting active layer and the second light-emitting active layer emit different colors of light. | 05-07-2009 |
20090132496 | System And Method For Technique Document Analysis, And Patent Analysis System - Disclosed is a system and method for technical document analysis. The system comprises an internal database and a technical document analysis module. The technical document analysis module links with at least an original database, and may fetch the original data from the original database and analyzes the original data. The partial data of the original data with regularity and preliminary index act as primary identifiers. According to the relationship between the other part of the original data and the primary identifiers, the original data are converted into a plurality of sub-data. After being compared with the contents of the relationship database, the whole sub-data may be stored in the relationship database or only their renew portion may be stored in the internal database. | 05-21-2009 |
20090244556 | Technical Documents Capturing And Patents Analysis System And Method - Disclosed is a system and method for capturing technical documents and reading and commentating captured documents thereof. The system may comprise a capturing system and a reading with commentating system. The capturing system selects related drawings from a group of technical documents. It then provides important information and the related drawings onto an image for the readers' review. The reading with commentating system allows the readers to process technical classification, management and export/import for the group of technical documents. Readers may make comments on an information sharing platform after reviewing the technical documents. Besides, other materials collected or generated from the technical analysis on the technical documents may be attached to the information sharing platform. | 10-01-2009 |
20100049769 | System And Method For Monitoring And Managing Patent Events - Disclosed relates to a system and a method for monitoring and managing patent events. The system comprises a patent event selection unit and a monitoring and managing patent unit. The patent event selection unit verifies any combination of the time, prosecution status, qualification and contents of a patent event according to the inputted information related to the patent event. The unit also monitors and analyzes the patent event. The monitoring and managing patent unit sets up alert and/or warning activated, generates corresponding responses or provides related comments or actions. | 02-25-2010 |
20110300656 | METHODS FOR FORMING A PIXEL OF A LIGHT-EMITTING DIODE LIGHT SOURCE AND A PLURALITY OF LIGHT-EMITTING DIODE PIXELS ARRANGED IN A TWO-DIMENSIONAL ARRAY - A method for forming a pixel of an LED light source is provided. The method includes: forming a first layer on a first substrate; forming a second layer and a first light-emitting active layer on the first layer; forming a first intermediate layer on the second layer; forming a third layer on a second substrate; forming a fourth layer and a second light-emitting active layer on the third layer; placing the third layer, the fourth layer, and the second light-emitting active layer on the first intermediate layer, wherein the first light-emitting active layer and the second light-emitting active layer emit different colors of light. A method for forming a plurality of light-emitting diode pixels arranged in a two-dimensional array is also provided. | 12-08-2011 |
20130120809 | Technical Documents Capturing And Patents Analysis System And Method - Disclosed is a system and method for capturing technical documents and reading and commentating captured documents thereof. The system may comprise a capturing system and a reading with commentating system. The capturing system selects related drawings from a group of technical documents. It then provides important information and the related drawings onto an image for the readers' review. The reading with commentating system allows the readers to process technical classification, management and export/import for the group of technical documents. Readers may make comments on an information sharing platform after reviewing the technical documents. Besides, other materials collected or generated from the technical analysis on the technical documents may be attached to the information sharing platform. | 05-16-2013 |
Ni-Ting Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100116970 | Photo detection device - A photo detection device includes a first lead frame, a second lead frame, a photo detection die having a coating layer, and an enclosure. The first lead frame forms a carriage section. The coating layer is formed on the photo detection die. The photo detection die is mounted on the carriage section of the first lead frame and forms electrical connection with the second lead frame through a conductor. The enclosure is a non-light-transmittable member forming therein a receiving space. The enclosure is mounted on the first and second lead frames and receives the photo detection die in the receiving space thereof. The enclosure forms an opening for light detection by the photo detection die. As such, detection of a long wavelength invisible light, such as an infrared light, by the photo detection die can be prevented to thereby provide a photo detection device with increased reliability of detection. | 05-13-2010 |
Peter P. Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080221325 | Exchange membrane containing modified maleimide oligomers - An exchange membrane containing modified maleimide oligomers comprising sulfonated poly(aryl ether ketone) (S-PAEK) and modified maleimide oligomers. The exchange membrane uses the modified maleimide oligomers having a hyper-branched architecture as matrix, and introduces them into S-PAEK to constitute semi-interpenetration network (semi-IPN), so as to intensify water holding capacity, chemical resistance, the electrochemical stability and thermal resistance of the ionic/proton exchange membrane. The exchange membrane can be used to fabricate the membrane electrode assemblies, fuel cells, and be applied them to the fields of seawater desalination, heavy water and sewage treatment, and biomass-energy resources. | 09-11-2008 |
Ping-Ying Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090059454 | CURRENT LIMIT PROTECTION APPARATUS AND METHOD FOR CURRENT LIMIT PROTECTION - A current limit protection apparatus and a method for current limit protection are provided. The current limit protection apparatus includes a MOS transistor, a current detecting unit, and a current limit circuit. Two source/drain of the MOS transistor are used for receiving a first-voltage and outputting a second-voltage respectively. A gate of the MOS transistor is used for receiving a gate driving signal to determine a conducting current of the MOS transistor. The current detecting unit is used for detecting the conducting current, so as to generate a detecting result. The current limit circuit has a plurality of current threshold values. The current limit circuit selects one of the current threshold values according to an indicating signal and generates the gate driving signal according to a difference between the selected current threshold value and the detecting result. | 03-05-2009 |
Shih-Chang Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120280919 | Electronic Paper Display Apparatus with Touch Control Function - An electronic paper display apparatus is disclosed. The electronic paper display apparatus includes an electronic paper device and a color filter. The color filter is disposed on the electronic paper device. The color filter includes a filter substrate, a color resist layer and a sensing electrode of a touch panel. The sensing electrode and the color resist layer are formed on different surfaces of the filter substrate, or on the same surface of the filter substrate. | 11-08-2012 |
Shueh-Yao Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150018247 | METHOD OF MANUFACTURING BIOMEDICAL MOLECULAR DETECTION PLATFORM AND THE DETECTION PLATFORM MANUFACTURED THEREFROM - The present invention provides a method of manufacturing biomedical molecular detection platform, comprising providing a plurality of reagent droplets on a first surface of a substrate; forming a plurality of hydrophilic regions and a water-repellant region on a second surface of a test paper, and the plurality of hydrophilic regions separated individually by the water-repellant region; and contacting the first surface of the substrate with the second surface of the test paper for transferring each reagent droplet on the substrate to each hydrophilic region of the test paper. The present invention also provides a biomedical molecular detection platform manufactured therefrom. The method of present invention can rapidly manufacture large quantity of biomedical molecular detection platforms, and the biomedical molecular detection platform can be used to any test that use pigmentation to determine results. | 01-15-2015 |
Ta-Kang Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100025750 | MEMORY AND METHOD OF FABRICATING THE SAME - A memory and a method of fabricating the same are provided. The memory is disposed on a substrate in which a plurality of trenches is arranged in parallel. The memory includes a gate structure and a doped region. The gate structure is disposed between the trenches. The doped region is disposed at one side of the gate structure, in the substrate between the trenches and in the sidewalls and bottoms of the trenches. The top surface of the doped region in the substrate between the trenches is lower than the surface of the substrate under the gate structure by a distance, and the distance is greater than 300 Å. | 02-04-2010 |
Te-You Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080303204 | PAPER FEEDING DEVICE - A paper feeding device comprises a supporting frame, a pickup roller assembly, a paper blocking unit, a base and a sensor. The paper blocking unit is placed beside the pickup roller assembly, having a paper blocking element connected to the supporting frame, including a connecting portion, the connecting portion extends downwards to form a paper blocking arm. The sensor is located in the base, having an emitting arm and a receiving arm. The lower portion of the paper blocking arm can be located between the emitting arm and the receiving arm or depart from them for turning off/on the sensor. The paper feeding device decides whether the paper is provided on the base by the turn on/off status of the sensor, so an additional obstructer is avoided. Compared with conventional paper feeding device, the structure of the present invention is simple, and it is convenient to assemble. | 12-11-2008 |
20080304114 | SCANNING MODULE - A scanning module includes a contact image sensor unit and a supporting base. The contact image sensor unit has a top surface, a bottom surface, a front surface and a back surface. The supporting base has a guiding portion, a positioning board mounted on the guiding portion, the two sides of the positioning board extends sideward and bends upward to form an elastic arm respectively, the contact image sensor unit is placed on the positioning board and the elastic arm elastically contacts the bottom surface of the contact image sensor unit. The two sides of the supporting base of the scanning module have an elastic arm respectively, the elastic arm contacts the contact image sensor unit directly and makes sure that the contact image sensor unit contacts the glass tightly. | 12-11-2008 |
Te-Yu Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090115128 | AUTOMATIC DOCUMENT FEEDER - An automatic document feeder includes a main body defining a passage for transporting a document. A feeding roller unit includes a feeding driving roller and a feeding idle roller coupling with the feeding driving roller. The feeding driving roller and the feeding idle roller are disposed at opposite sides of the passage. A drawing-out roller unit includes a drawing-out driving roller and a drawing-out idle roller coupling with the drawing-out driving roller. The drawing-out driving roller and the drawing-out idle roller are disposed at opposite sides of the passage. The drawing-out driving roller and the feeding driving roller are at the same side of the passage. And a belt is put around the feeding driving roller and the drawing-out driving roller to mate with the feeding idle roller and the drawing-out idle roller respectively for flatting and conveying the document into and out of the automatic document feeder. | 05-07-2009 |
Wen-Shen Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090269327 | Protein having prolyl oligopeptidase activity, nucleic acid encoding same and method for producing and using same - Proteins isolated from | 10-29-2009 |
20100086558 | Protein Having Prolyl Oligopeptidase Activity, Nucleic Acid Encoding Same and Method for Producing and Using Same - Proteins isolated from | 04-08-2010 |
Yan-Hwa Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120308649 | Bacterial cellulose composite with capsules embedded therein and preparation thereof - A composite of bacterial cellulose and capsules embedded therein is prepared, for example calcium alginate capsules encapsulating functional components being discretely embedded in a matrix of | 12-06-2012 |
Yi-Shin Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080248620 | Gated semiconductor device and method of fabricating same - A method for fabricating a gated semiconductor device, and the device resulting from performing the method. In a preferred embodiment, the method includes forming a hard mask for use in gate formation on one or more layers of alternately insulating and conducting material that have been formed on a substrate. The hard mask preferably includes three layers; a lower nitride layer, a middle oxide, and an upper nitride layer. In this embodiment, the middle oxide layer is formed with the rest of the hard mask, and then reduced in a lateral dimension, preferably using a DHF dip. A dielectric layer formed over the gate structure, including the hard mask, then etched back, self-aligns to be reduced-dimension oxide layer. In addition, where two conducting, that is gate layers are present, the lower layer is laterally reduced in dimension on at least one side to create an undercut. | 10-09-2008 |
Yu-Lin Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20140051826 | NOVEL COMPOUND FOR CARRIER TRANSPORT, ELEMENT AND ELECTRONIC DEVICE USING THE SAME - The present invention provides a compound of formula I | 02-20-2014 |
Yung-Ching Chu, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120181499 | QUATERNARY GALLIUM TELLURIUM ANTIMONY (M-GaTeSb) BASED PHASE CHANGE MEMORY DEVICES - A phase change material comprising a quaternary GaTeSb material consisting essentially of M | 07-19-2012 |