Lai, MY
Charlie Tan Tien Lai, Melaka MY
Patent application number | Description | Published |
---|---|---|
20080251859 | Semiconductor Module - A component includes a first semiconductor chip attached to a first carrier and second semiconductor chip attached to a second carrier. The first carrier has a first extension, which forms a first external contact element. The second carrier has a second extension, which forms a second external contact element. The first and the second carriers are arranged in such a way that the first and the second extension point in different directions. | 10-16-2008 |
20080251903 | SEMICONDUCTOR MODULE - A module having a semiconductor chip with a first contact element on a first main surface and a second contact element on a second main surface is disclosed. The semiconductor chip is arranged on a carrier. An insulating layer and a wiring layer cover the second main surface and the carrier. | 10-16-2008 |
Chin Nguk Lai, Bayan Lepas MY
Patent application number | Description | Published |
---|---|---|
20140191417 | Multi-Chip Package Assembly with Improved Bond Wire Separation - A multi-chip package is disclosed that has a construction capable of preventing and/or reducing electrical shorts caused by shifts in bond wires. The multi-chip package includes a die attach formed between connection points of a bond wire. The die attach is made of a non-conductive material and can be constructed so as to support or encompass a portion of the bond wire. By contacting the bond wire, the die attach restricts the motion of the bond wire by acting as a physical barrier to the bond wire's movement and/or as a source of friction. In this manner, undesired position shifts of the bond wires can be prevented, reducing device failures and allowing for improved manufacturing allowances. | 07-10-2014 |
Chwee Lan Lai, Johor MY
Patent application number | Description | Published |
---|---|---|
20090134512 | METHOD OF PRODUCING MULTIPLE SEMICONDUCTOR DEVICES - A method for producing multiple semiconductor devices. An electrically conductive layer is applied onto a semiconductor wafer. The semiconductor wafer is structured to produce multiple semiconductor chips. The electrically conductive layer is structured to produce multiple semiconductor devices. | 05-28-2009 |
Fook Chuan Lai, Sremban MY
Patent application number | Description | Published |
---|---|---|
20160075852 | COMPOSITION FOR USE AS A TWO COMPONENT BACK FILLED GROUT COMPRISING EXTRACTED SILICATE - A multi-component cementitious composition with at least a binder and a hardener component, wherein the binder component includes ground granulated blast furnace slag and water and wherein the hardener component includes a sodium silicate solution containing at least 42 wt.-%, preferably at least 45 wt.-% or sodium silicate (Na | 03-17-2016 |
Hee Meng Lai, Melaka MY
Patent application number | Description | Published |
---|---|---|
20100150977 | CAMOMILE TREATED GLOVE - The present invention is directed to a glove wherein the interior surfaces of the glove contain a film which includes water, glycerol and a botanical extract. | 06-17-2010 |
20100229282 | Powder-Free Anti-Blocking Coated Glove - Provided herein are powder-free elastomeric articles exhibiting therapeutic properties, and anti-blocking properties. Also provided herein are methods for the manufacture of such articles that are substantially free from interfering materials, as well as packaging means for maintaining therapeutic efficacy. | 09-16-2010 |
20100233223 | Powder-Free Antimicrobial Coated Glove - Provided herein are powder-free elastomeric articles exhibiting good antimicrobial and anti-blocking properties. Also provided herein are methods for the manufacture of such articles substantially free from antimicrobial interfering materials, as well as packaging means for maintaining antimicrobial efficacy. | 09-16-2010 |
Kim Loy Lai, Wilayah Persekutuan MY
Patent application number | Description | Published |
---|---|---|
20150295604 | VERY LOW INTERMEDIATE FREQUENCY (VLIF) RECEIVER AND A METHOD OF CONTROLLING A VLIF RECEIVER - A very low intermediate frequency (VLIF) receiver and a method of controlling a VLIF receiver. The method comprises estimating energy levels in first and second signals and detecting interference from a first adjacent channel interferer based upon a difference in energy in the first and second signals. The first signal comprising a first on-channel portion and an adjacent channel portion and the second signal comprises an intermediate frequency translation of the first on-channel portion. The energy levels are estimated for corresponding time instances and the adjacent channel interferer is of the adjacent channel portion. The VLIF receiver is then controlled based upon the detected interference. | 10-15-2015 |
Kok-Keong Lai, Kuala Lumpur MY
Patent application number | Description | Published |
---|---|---|
20130046913 | MULTIMEDIA STORAGE CARD SYSTEM - A multimedia storage card system includes a memory card; a dynamic switch coupled electrically and communicatively to the memory card; a first accessor coupled electrically and communicatively to the dynamic switch for accessing to the memory card, thereby storing data into and retrieving data from the memory card; and a second accessor coupled electrically and communicatively to the dynamic switch. Upon receipt of a first access signal transmitted from the second accessor, the dynamic switch determines whether the first accessor is in an idle condition. Upon detecting the first accessor is in the idle condition, the dynamic switch is switched to and in communication link with the second accessor, thereby transmitting the first access signal to the memory card and enabling the second accessor to access the memory card in order to store data into and retrieving data from the memory card. | 02-21-2013 |
Kong Yeow Lai, Penang MY
Mee Sim Michelle Lai, Penang MY
Patent application number | Description | Published |
---|---|---|
20140223061 | SYSTEM AND DETERMINISTIC METHOD FOR SERVICING MSI INTERRUPTS USING DIRECT CACHE ACCESS - A system and method for creating a guaranteed MSI latency by coupling a coprocessor, which may be a dedicated agent, to the existing front side bus (“FSB”) in a processor (e.g., Intel® Atom™ processor) to handle deterministic interrupts. MSI interrupts may be automatically forwarded to the coprocessor using the existing Direct | 08-07-2014 |
Mei Yun Lai, Puchorg MY
Patent application number | Description | Published |
---|---|---|
20160038913 | PROCESS FOR THE PRODUCTION OF HIGH-QUALITY ACTIVATED CARBONS AS WELL AS ACTIVATED CARBONS PRODUCED ACCORDING TO THE PROCESS - A process for the production of high-quality activated carbons from carbonized, self-regenerating, carbon-containing biomasses selects the carbonized biomasses from HTC carbon from fruit stones and HTC carbon from nut shells. The carbonized biomasses together with potassium hydroxide, sodium hydroxide or a mixture of both hydroxides as activator are subjected to a heat treatment at temperatures at which the activator exists in the form of a melt. The activator and the carbonized biomasses are present in a weight ratio of 0.5:1 to 6:1 at the beginning of the heat treatment. | 02-11-2016 |
Nguk Chin Lai, Penang MY
Patent application number | Description | Published |
---|---|---|
20080308947 | Die offset die to die bonding - A semiconductor die is provided on a spacer, the die having first and second opposite edges which extend beyond respective first and second opposite edges of the spacer, the first edge of the die extending beyond the first edge of the spacer to a lesser extent than the second edge of the die extends beyond the second edge of the spacer. Furthermore, a first semiconductor die has a plurality of bond pads thereon, a second semiconductor die has a plurality of bond pads thereon, and a substrate has a plurality of bond pads thereon. Each of a first plurality of wires connects a bond pad on the first semiconductor die with a bond pad on the second semiconductor die, and each of a second plurality of wires connects a bond pad on the second semiconductor die with a bond pad on the substrate. | 12-18-2008 |
20090051043 | DIE STACKING IN MULTI-DIE STACKS USING DIE SUPPORT MECHANISMS - Systems, methods, and devices that facilitate stacking dies in a multi-die stack using die support mechanisms (DSMs) are presented. DSMs are employed to place a smaller die and attached wires underneath a larger die. DSMs can be placed on each side of the smaller die where the larger die overhangs when placed above the smaller die. The DSMs can be optimally sized to provide support to the larger die to reduce overhang and sagging, while providing a buffer region to protect the smaller die and associated wires. DSMs are employed to facilitate stacking dies that are the same or similar in size by placing a DSM between the dies. The DSM can be optimally sized to provide a buffer region to protect the wires bonded to the top side of the lower die from the upper die, while minimizing overhang to provide support to the upper die. | 02-26-2009 |
20090091043 | Die offset die to die bonding - A semiconductor die is provided on a spacer, the die having first and second opposite edges which extend beyond respective first and second opposite edges of the spacer, the first edge of the die extending beyond the first edge of the spacer to a lesser extent than the second edge of the die extends beyond the second edge of the spacer. Furthermore, a first semiconductor die has a plurality of bond pads thereon, a second semiconductor die has a plurality of bond pads thereon, and a substrate has a plurality of bond pads thereon. Each of a first plurality of wires connects a bond pad on the first semiconductor die with a bond pad on the second semiconductor die, and each of a second plurality of wires connects a bond pad on the second semiconductor die with a bond pad on the substrate. | 04-09-2009 |
20090093084 | Die offset die to bonding - A semiconductor die is provided on a spacer, the die having first and second opposite edges which extend beyond respective first and second opposite edges of the spacer, the first edge of the die extending beyond the first edge of the spacer to a lesser extent than the second edge of the die extends beyond the second edge of the spacer. Furthermore, a first semiconductor die has a plurality of bond pads thereon, a second semiconductor die has a plurality of bond pads thereon, and a substrate has a plurality of bond pads thereon. Each of a first plurality of wires connects a bond pad on the first semiconductor die with a bond pad on the second semiconductor die, and each of a second plurality of wires connects a bond pad on the second semiconductor die with a bond pad on the substrate. | 04-09-2009 |
Oi Ming Lai, Selangor MY
Patent application number | Description | Published |
---|---|---|
20080312342 | Process for the Production of Diacylglycerol - The present invention provides a process for producing a diacylglycerol, which comprises, reacting triacylglycerol with water and an enzyme preparation to obtain a mixture comprising of diacylglycerol, monoacylglycerol and free fatty acid; removing water content in the mixture by way of dehydration; and separating monoacylglycerol, free fatty acid and residual triacylglycerol by at least one separation method to obtain a high-purity diacylglycerol. An oil or fat composition comprising of diacylglycerol obtained from the said process and phytosteryl esters and/or ferulic acid esters in an amount of from 0.5% to 25% by weight of diacylglycerol is also provided. | 12-18-2008 |
Pak Khong Lai, Beyan Lepas MY
Patent application number | Description | Published |
---|---|---|
20160118130 | PERFORMANCE ACCELERATION DURING SHUTDOWN OF A DATA STORAGE DEVICE - A storage device may include a non-volatile memory; and a controller. The controller may be configured to: operate the data storage device in a standard mode by at least throttling performance, and, responsive to detecting a power loss condition, operate the data storage device in a shutdown mode by at least disabling the throttling. | 04-28-2016 |
Pin Yong Lai, Selangor MY
Patent application number | Description | Published |
---|---|---|
20110246366 | AUTHENTICATION USING TELECOMMUNICATIONS DEVICE - A method for authenticating a transaction being conducted remotely of a commerce server is disclosed. The method comprises selecting a telephone number from a pool of telephone numbers and making a telephone call to a registered telecommunications device, the telephone call being made with caller identification activated. A prompt is provided for the entry of at least a part of the telephone number as an authentication of the transaction. Upon the telephone number being entered within a set time the transaction is approved and effected. | 10-06-2011 |
Siaw Kang Lai, Penang MY
Patent application number | Description | Published |
---|---|---|
20120059962 | PROVIDING A FINE-GRAINED ARBITRATION SYSTEM - In one embodiment, the present invention includes a method for selecting a requester to service during an arbitration round, and updating counters associated with the selected requester including a command unit counter and a data unit counter, determining if the counters are in compliance with corresponding threshold values, and if so granting a transaction for the selected requester, and otherwise denying the transaction. Other embodiments are described and claimed. | 03-08-2012 |
20140149620 | Providing A Fine-Grained Arbitration System - In one embodiment, the present invention includes a method for selecting a requester to service during an arbitration round, and updating counters associated with the selected requester including a command unit counter and a data unit counter, determining if the counters are in compliance with corresponding threshold values, and if so granting a transaction for the selected requester, and otherwise denying the transaction. Other embodiments are described and claimed. | 05-29-2014 |
Siew Kong Lai, Skudai Johor MY
Patent application number | Description | Published |
---|---|---|
20110295153 | LANCING DEVICE - A lancing device for use with a lancet for obtaining a blood sample is disclosed. The lancing device comprises a housing; a probe disposed in the housing; and a probe actuator for linearly displacing the probe. The probe is configured for releasably engaging a lancet and is provided with sliding surfaces for slidably engaging a pair of guides. Each sliding surface has a radius of curvature centered about a curvature defining axis, the curvature defining axis being coincident with a central longitudinal axis of the lancet when the lancet is engaged by the probe. The sliding surfaces are continually biased against the pair of guides such that when the lancet is engaged by the probe, the lancet is prevented from translating in any other direction than in a direction parallel to its central longitudinal axis during linear displacement of the probe. | 12-01-2011 |
Siew Kong Lai, Skudai MY
Patent application number | Description | Published |
---|---|---|
20100145377 | Lancing Device For Minimizing Pain - The present invention provides a lancing device designed for minimizing pain to the user, comprising a probe with cam profile responsible for controlling the lancet speed such that the lancet enters the skin relatively fast, decelerates smoothly and gradually to zero velocity at maximum depth of penetration and retracts slowly and controllably. The housing of the lancet comprises of leaf springs and set of guides for minimizing or eliminating pitching or vibration of the lancet during lancing, hence reducing the pain experienced by the user. The lancing device is further equipped with a gear-damper system for minimizing or eliminating noise produced during lancing process. | 06-10-2010 |
Sim Poh Lai, Penang MY
Patent application number | Description | Published |
---|---|---|
20110195231 | QUADRUPLE-WALL CORRUGATED PAPERBOARD AND METHOD OF MANUFACTURE - A corrugated paperboard for the packaging industry comprising of five liners ( | 08-11-2011 |