Ang, MY
Boon Jin Ang, Butterworth MY
Patent application number | Description | Published |
---|---|---|
20120274375 | FREQUENCY CONTROL CLOCK TUNING CIRCUITRY - Circuits and a method for tuning an integrated circuit (IC) are disclosed. The IC includes multiple programmable fuses coupled to a control block. The programmable fuses used may be one-time programmable (OTP) fuses. The control block reads settings or data stored in the programmable fuses. A tuning circuit coupled to the control block receives the delay transmitted by the control block. The tuning circuit allows tuning of the IC without changes to the fabrication mask. The tuning circuit may include delay chains to provide additional delay to the IC when needed and the delay in the tuning circuit is configured based on the delay value stored in the programmable fuses and transmitted by the control block. | 11-01-2012 |
Boon Jin Ang, Penang MY
Patent application number | Description | Published |
---|---|---|
20080297192 | TECHNIQUES FOR OPTIMIZING DESIGN OF A HARD INTELLECTUAL PROPERTY BLOCK FOR DATA TRANSMISSION - Techniques are provided for implementing channel alignment for a data transmission interface in an HIP block on a programmable logic integrated circuit. The HIP block channel alignment logic can be run using a reduced number of parallel data paths, which consumes substantially less logic resources. Also, the HIP block channel alignment logic circuits can be processed at the higher HIP core clock rate in serial, decreasing lock latency time. Techniques are provided for implementing error handling for transmitted data in programmable logic circuits. The programmable logic circuits can be configured to implement error generation and error monitoring functions that are tailored for any application. Alternatively, the logic elements can be configured to perform other functions for applications that do not require error handling. The phase skew between data and clock signals on an integrated circuit are reduced by routing clock signals along with the data signals to each circuit block. | 12-04-2008 |
20100061166 | DYNAMIC REAL-TIME DELAY CHARACTERIZATION AND CONFIGURATION - In mask programmable integrated circuit, such as a structured ASIC, a delay chain provides a delay that is set by a mask programmable switch. The delay chain receives an input to allow the delay mask programmed delay to be overridden using a JTAG controller. This allows testing of different delays. The input may also be provided by a fuse block, so that the fuse block can override the mask programmable switch, thus allowing a delay to be changes after mask programming. | 03-11-2010 |
20110292711 | DATA ENCODING SCHEME TO REDUCE SENSE CURRENT - Techniques for encoding and decoding fuse data to reduce sense current are disclosed. An embodiment to encode fuse sense data includes inverting each of the bits of the fuse data and using an individual fuse as a flag bit to record the data inversion. The states of the respective fuses may represent different logic states. A fuse may be blown to indicate a logic one and likewise, an unblown fuse may indicate a logic zero. A blown fuse and an unblown fuse may have different current consumption. An unblown fuse may consume more sensing current compared to a blown fuse. Another embodiment to decode the encoded fuse data includes embedded logic circuits and a separate fuse as a flag bit. Encoding and decoding fuse data may reduce fuse sensing current. | 12-01-2011 |
Chun Beng Ang, Penang MY
Patent application number | Description | Published |
---|---|---|
20110153061 | Master Teaching Jig - A disk carrier for teaching disk positioning in a substrate changing system. The disk carrier composed of a panel having a disk opening configured to receive a disk and a plurality of beam sensors disposed around the disk opening to project beams parallel to a surface of the disk when secured within the disk opening. The plurality of beam sensors may be composed of at least one beam sensor on each of a front side and rear side of the panel. | 06-23-2011 |
Chu Suan Ang, Uep Subang Jaya MY
Patent application number | Description | Published |
---|---|---|
20100217610 | Queue Management System - A system and method are provided that enable optimised content to be displayed to customers being served at service positions in an establishment. On entering the establishment, the identity of a customer is captured and the customer is provided with a customer reference. Content may then be associated with the customer reference in dependence on the customer's identity and when the customer is called to a service position the content is displayed to the customer. | 08-26-2010 |
Jin Kiong Ang, Bayan Lepas MY
Patent application number | Description | Published |
---|---|---|
20120104241 | INTERPOLATION METHOD AND DEVICE FOR INCREASING THE RESOLUTION OF ENCODERS - A method for interpolating an encoded signal of encoders is disclosed. The first step may include generating four first stage signals having a first frequency that are 45 degrees out of phase. The four signals may then be multiplied to obtain a plurality of second stage signals that are 90 degrees out of phase having a second frequency two times the first frequency. The second stage signals may then go through further computation to obtain a plurality of third stage signals that are 45 degrees out of phase. The third stage signals may be further adapted for further multiplication to obtain higher levels of interpolation. Interpolators and optical encoders characterized by the interpolation capability are also disclosed. | 05-03-2012 |
Jin Kiong Ang, Penang MY
Patent application number | Description | Published |
---|---|---|
20090128488 | OPTICAL NAVIGATION DEVICE WITH CONSOLIDATED PROCESSING FOR SURFACE AND FREE SPACE NAVIGATION - An optical navigation device for operation in a surface navigation mode and a free space navigation mode. The optical navigation device includes a microcontroller, a first navigation sensor, and a second navigation sensor. The first navigation sensor is coupled to the microcontroller, and the second navigation sensor is coupled to the first navigation sensor. The microcontroller processes a movement of the optical navigation device. The first navigation sensor generates a first navigation signal in a first navigation mode. The second navigation sensor generates a second navigation signal in a second navigation mode and sends the second navigation signal to the first navigation sensor. By implementing a navigation sensor to process signals from multiple navigation sensors, the cost and size of the optical navigation device can be controlled, and a small packaging design can be used. | 05-21-2009 |
20090195503 | REPORTING OPTICAL TRACKING DATA BASED ON INTEGRATED RESOLUTION SWITCHING AND SURFACE DETECTION - An integrated resolution switching surface detection system for an optical navigation device. The integrated resolution switching surface detection system includes a resolution switching engine, a surface detection engine, and a navigation engine. The resolution switching engine sets a resolution status based on a motion speed of a tracking surface relative to a navigation sensor, wherein the motion speed is a measure of motion data over time. The surface detection engine sets a surface detection status based on the resolution status that is set by the resolution engine. The navigation engine reads motion data from the navigation sensor and reports the motion data to a computing device according to the surface detection status that is set by the surface detection engine. Embodiments of the integrated resolution switching surface detection system maintain smooth and predictable cursor movement associated with a plurality of finger assert and finger de-assert events. | 08-06-2009 |
20100078545 | LENSLESS USER INPUT DEVICE WITH OPTICAL INTERFERENCE - An optical navigation device which uses optical interference to generate navigation images. The optical navigation device includes an optical element, a light source, a sensor array, a navigation engine, and a light shield. The optical element includes a finger interface surface. The light source includes a laser in optical communication with the finger interface surface to provide light to the finger interface surface. The sensor array detects light reflected from the finger interface surface in response to contact between a finger and the finger interface surface. The navigation engine is coupled to the sensor array. The navigation engine generates lateral movement information based on lateral movement of the finger relative to the sensor array. The light shield is between the optical element and the sensor array. The light shield includes an aperture linearly aligned with the sensor array. | 04-01-2010 |
20100079408 | USER INPUT DEVICE WITH PLANAR LIGHT GUIDE ILLUMINATION PLATE - A user input device to generate an optical navigation signal based on an edge-lit pattern. The user input device includes an optical element, a light source, a sensor array, and a navigation engine. The optical element includes a finger interface surface. At least a portion of the optical element exhibits total internal reflection (TIR). The light source provides light to the finger interface surface. The sensor array detects light reflected from the finger interface surface in response to contact between a finger and the finger interface surface. The contact between the finger and the finger interface surface disrupts the TIR and causes light to be reflected out of the optical element towards the sensor array. The navigation engine generates lateral movement information, which is indicative of lateral movement of the finger relative to the sensor array, in response to the detected light. | 04-01-2010 |
Jin Kiong Ang, Sungai Ara MY
Patent application number | Description | Published |
---|---|---|
20080288205 | OPTICAL NAVIGATION DEVICE WITH SURFACE AND FREE SPACE NAVIGATION - An optical navigation device for operation in a surface navigation mode and a free space navigation mode is described. One embodiment of the optical navigation device includes a microcontroller, a surface navigation sensor, and a free space navigation sensor. The surface and free space navigation sensors are coupled to the microcontroller. The microcontroller is configured to process a movement of the optical navigation device. The surface navigation sensor is configured to generate a surface navigation signal in response to a surface navigation image. The free space navigation sensor is configured to generate a free space navigation signal in response to a free space navigation image. Embodiments of the optical navigation device facilitate an integrated optical solution to provide desktop navigation and scene navigation in a single optical navigation device. | 11-20-2008 |
Kah Soon Ang, Ipoh MY
Patent application number | Description | Published |
---|---|---|
20090291646 | MULTIPLE PTT FUNCTIONALITY - A communication device and method are presented. The device is in a network of devices of different groups. The device contains a push-to-talk (PTT) button, a channel selector, and a keyboard containing hard or soft keys. The channel selector selects an initial frequency at which to receive and transmit, dependent on the group to which the device belongs. The device transmits when the PTT button is pressed. If a multiple PTT function is activated by software in the device, at least some of the keys are used to select a new transmission frequency. The device receives at the initial frequency independent of the transmission frequency. The multiple PTT function can be activated by a dedicated soft or hard key or a key on the keyboard that serves multiple functions. The frequency selection provided by the keys is dependent on the channel and the device group. | 11-26-2009 |
Kenneth Jin Kiong Ang, Sungai Ara MY
Patent application number | Description | Published |
---|---|---|
20080212870 | COMBINED BEACON AND SCENE NAVIGATION SYSTEM - A controller and navigation system to implement beacon-based navigation and scene-based navigation is described. The navigation system may generate position data for the controller to compensate for a misalignment of the controller relative to the coordinate system of the navigation system. The navigation system may also distinguish between a beacon light source and a non-beacon light source. | 09-04-2008 |
Kern-Huat Ang, Kluang MY
Patent application number | Description | Published |
---|---|---|
20100221874 | Method for Multi-Level Interconnection Memory Device - A method for preventing arcing during deep via plasma etching is provided. The method comprises forming a first patterned set of parallel conductive lines over a substrate and forming a plurality of semiconductor pillars on the first patterned set of parallel conductive lines and extending therefrom, wherein a pillar comprises a first barrier layer, an antifuse layer, a diode, and a second barrier layer, wherein an electric current flows through the diode upon a breakdown of the antifuse layer. The method further comprises depositing a dielectric between the plurality of semiconductor pillars, and plasma etching a deep via recess through the dielectric and through the underlying layer after the steps of forming a plurality of semiconductor pillars and depositing a dielectric. An embodiment of the invention comprises a memory array device. | 09-02-2010 |
Moe Keng Ang, Kuala Lumpur MY
Patent application number | Description | Published |
---|---|---|
20120058448 | PROSTHESIS MOUNTING DEVICE AND CARRIER TOOL FOR USE IN MINI IMPLANT FIXED/REMOVABLE PROSTHODONTIC APPLICATIONS - A prosthesis mounting device ( | 03-08-2012 |
20120058452 | COMFORT HEAD MINI DENTAL IMPLANT - A one piece screw type mini dental implant ( | 03-08-2012 |
Moe Keng Ang, Federal Territory MY
Patent application number | Description | Published |
---|---|---|
20120045737 | METAL/PLASTIC HOUSING - A metal/plastic housing useable for releasable denture attachment to an o-ring abutment of a dental implant, within which an elastomeric o-ring is seatable, wherein the elastomeric o-ring is an elastomeric orthodontic o-ring. | 02-23-2012 |
Oon-Poh Ang, Penang MY
Patent application number | Description | Published |
---|---|---|
20130219137 | REDUNDANCY LOADING EFFICIENCY - A system comprising a processor and a memory, wherein said memory comprises instructions that when executed by said processor implement a method. The method includes loading a first portion of a set of redundancy data into a register of the processor for each redundant sector of a plurality of redundant sectors. A second portion of a set of redundancy data is also loaded into the volatile memory for each redundant sector of the plurality of redundant sectors. Loading the second portions of the sets of redundancy data comprises loading a third portion of redundancy data comprising a plurality of second portions of redundancy data for the plurality of redundant sectors. | 08-22-2013 |
Yong-Ann Ang, Sarawak 93350 MY
Patent application number | Description | Published |
---|---|---|
20150115921 | PROGRAMMABLE FREQUENCY DECREASE CIRCUIT FOR A PROGRAMMABLE POWER SUPPLY - A control circuit and a method for a programmable power supply are provided. The control circuit and the method modulate a switching frequency of a switching signal in response to a feedback signal and an output voltage of the programmable power supply. The switching signal is used for switching a transformer and regulating an output of the programmable power supply. The level of the feedback signal is related to the level of an output power of the programmable power supply. The output voltage of the programmable power supply is programmable. Further, the control circuit and the method modulate a maximum switching frequency of the switching signal in response to the output voltage of the programmable power supply for stabilizing the system. | 04-30-2015 |
Yong Kheng Ang, Kuching MY
Patent application number | Description | Published |
---|---|---|
20130140677 | CAPACITOR STRUCTURES FOR SEMICONDUCTOR DEVICE - A semiconductor device comprising a semiconductor substrate and a composite capacitor structure on the semiconductor substrate, wherein the composite capacitor structure comprises a capacitor stack comprising a lower and an upper capacitor, respectively comprising first and second dielectric materials, wherein the first and second dielectric materials are different materials and/or have different thicknesses from each other. This can minimize the voltage dependence of the capacitance of the composite capacitor structure. It is also possible to provide a composite capacitor structure on the semiconductor substrate, wherein the composite capacitor structure comprises at least a first and a second capacitor stack, each comprising a lower and an upper capacitor. The capacitors can be MIM capacitors. | 06-06-2013 |