Andre, US
Bart Andre, Menlo Park, CA US
Patent application number | Description | Published |
---|---|---|
20110067990 | WEBBED KEYBOARD ASSEMBLY - A keyboard assembly configured for converting keystroke activation into electrical signals. The keyboard assembly includes a plurality of key caps, each of the plurality of key caps being configured to transition between a rest position and a depressed position. The keyboard assembly also includes a web-like structure having a plurality of interconnected ribs defining a plurality of apertures. The plurality of key caps are disposed such that the plurality of key caps move within the plurality of apertures and traverse a plane formed by an upper surface of the web-like structure when the plurality of key caps transition between the rest position and the depressed position. | 03-24-2011 |
Bart K. Andre, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20120154289 | ENHANCING KEYCAP LEGEND VISIBILITY WITH OPTICAL COMPONENTS - Techniques and apparatus to provide improved visibility to user input devices, such as keys, are disclosed. In low light conditions, key legends can be difficult to distinguish. For example, often keys have legends on them to visually distinguish them from one another, but in low light conditions it can be difficult for users to visually identify the different keys. The legends can be textual and/or graphic. Hence, according to one embodiment, light from a nearby (e.g., attached) display device can be used to provide illumination to the user input devices (e.g., keys). The user input devices can be configured to include reflective optical components to enhance reflection of light and thereby improve visibility of the keys or the legends thereon. | 06-21-2012 |
Bartley A. Andre, Palo Alto, CA US
Patent application number | Description | Published |
---|---|---|
20140098484 | Portable Computer Hard Drive Structures - Portable computer structures are provided. The portable computer structures may include hard drive mounting structures. The hard drive mounting structures may include elastomeric support members. Each elastomeric support member may have a relatively rigid inner portion. The inner portion may include a hole that receives a hard drive mounting pin. Each elastomeric support member may also have a relatively flexible outer portion. The relatively flexible outer portion may be mounted within an opening in a plastic support member. The rigid inner portion may have a square outline and may be mounted within a square opening in the flexible outer portion. | 04-10-2014 |
Bartley K. Andre, Palo Alto, CA US
Patent application number | Description | Published |
---|---|---|
20130316549 | ELECTROMAGNETIC CONNECTOR FOR ELECTRONIC DEVICE - An electrical plug and receptacle relying on magnetic force from an electromagnet to maintain contact are disclosed. The plug and receptacle can be used as part of a power adapter for connecting an electronic device, such as a laptop computer, to a power supply. The plug includes electrical contacts, which are preferably biased toward corresponding contacts on the receptacle. The plug and receptacle each have a magnetic element. The magnetic element on one of the plug or receptacle can be a magnet or ferromagnetic material. The magnetic element on the other of the plug or receptacle is an electromagnet. When the plug and receptacle are brought into proximity, the magnetic attraction between the electromagnet magnet and its complement, whether another magnet or a ferromagnetic material, maintains the contacts in an electrically conductive relationship. | 11-28-2013 |
20140132463 | Handheld Electronic Device With Cable Grounding - A handheld electronic device may be provided that contains a conductive housing and other conductive elements. The conductive elements may form an antenna ground plane. One or more antennas for the handheld electronic device may be formed from the ground plane and one or more associated antenna resonating elements. Transceiver circuitry may be connected to the resonating elements by transmission lines such as coaxial cables. Ferrules may be crimped to the coaxial cables. A bracket with extending members may be crimped over the ferrules to ground the coaxial cables to the housing and other conductive elements in the ground plane. The ground plane may contain an antenna slot. A dock connector and flex circuit may overlap the slot in a way that does not affect the resonant frequency of the slot. Electrical components may be isolated from the antenna using isolation elements such as inductors and resistors. | 05-15-2014 |
20140233168 | Handheld Electronic Device With Cable Grounding - A handheld electronic device may be provided that contains a conductive housing and other conductive elements. The conductive elements may form an antenna ground plane. One or more antennas for the handheld electronic device may be formed from the ground plane and one or more associated antenna resonating elements. Transceiver circuitry may be connected to the resonating elements by transmission lines such as coaxial cables. Ferrules may be crimped to the coaxial cables. A bracket with extending members may be crimped over the ferrules to ground the coaxial cables to the housing and other conductive elements in the ground plane. The ground plane may contain an antenna slot. A dock connector and flex circuit may overlap the slot in a way that does not affect the resonant frequency of the slot. Electrical components may be isolated from the antenna using isolation elements such as inductors and resistors. | 08-21-2014 |
20140233169 | Handheld Electronic Device With Cable Grounding - A handheld electronic device may be provided that contains a conductive housing and other conductive elements. The conductive elements may form an antenna ground plane. One or more antennas for the handheld electronic device may be formed from the ground plane and one or more associated antenna resonating elements. Transceiver circuitry may be connected to the resonating elements by transmission lines such as coaxial cables. Ferrules may be crimped to the coaxial cables. A bracket with extending members may be crimped over the ferrules to ground the coaxial cables to the housing and other conductive elements in the ground plane. The ground plane may contain an antenna slot. A dock connector and flex circuit may overlap the slot in a way that does not affect the resonant frequency of the slot. Electrical components may be isolated from the antenna using isolation elements such as inductors and resistors. | 08-21-2014 |
20140233170 | Handheld Electronic Device With Cable Grounding - A handheld electronic device may be provided that contains a conductive housing and other conductive elements. The conductive elements may form an antenna ground plane. One or more antennas for the handheld electronic device may be formed from the ground plane and one or more associated antenna resonating elements. Transceiver circuitry may be connected to the resonating elements by transmission lines such as coaxial cables. Ferrules may be crimped to the coaxial cables. A bracket with extending members may be crimped over the ferrules to ground the coaxial cables to the housing and other conductive elements in the ground plane. The ground plane may contain an antenna slot. A dock connector and flex circuit may overlap the slot in a way that does not affect the resonant frequency of the slot. Electrical components may be isolated from the antenna using isolation elements such as inductors and resistors. | 08-21-2014 |
20140243052 | Handheld Electronic Device With Cable Grounding - A handheld electronic device may be provided that contains a conductive housing and other conductive elements. The conductive elements may form an antenna ground plane. One or more antennas for the handheld electronic device may be formed from the ground plane and one or more associated antenna resonating elements. Transceiver circuitry may be connected to the resonating elements by transmission lines such as coaxial cables. Ferrules may be crimped to the coaxial cables. A bracket with extending members may be crimped over the ferrules to ground the coaxial cables to the housing and other conductive elements in the ground plane. The ground plane may contain an antenna slot. A dock connector and flex circuit may overlap the slot in a way that does not affect the resonant frequency of the slot. Electrical components may be isolated from the antenna using isolation elements such as inductors and resistors. | 08-28-2014 |
20140370742 | WING DEPLOYMENT MECHANISM FOR A POWER ADAPTER - A power adapter including a wing deployment mechanism for retaining a wing in a first undeployed position and the second deployed position. One example may provide a housing, a spring, a spring cover, and the wing. In one example, the wing may be pivotally attached to the housing and the spring and the spring cover may be fixedly attached to the housing. The spring may contact a portion of the wing and may, in one example, apply a position dependent force to the wing that biases the wing towards either the first or the second position. | 12-18-2014 |
20160087316 | Portable Computer Battery Indicator - A portable computer may include battery indicator light structures. Battery status information in the portable computer may be presented to a user using an array of light-emitting diodes or other light emitters. Light-emitting diodes may be mounted on a printed circuit board. | 03-24-2016 |
Bartley K. Andre, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20150193038 | MOVABLE TRACK PAD WITH ADDED FUNCTIONALITY - An input device is disclosed. The input device includes a movable touch-sensitive track pad capable of detecting an object in close proximity thereto so as to generate a tracking control signal. The input device also includes a movement indicator capable of detecting the movements of the movable track pad so as to generate one or more other control signals (e.g., button signals). The control signals can be used to perform actions in an electronic device operatively coupled to the input device. | 07-09-2015 |
20150370339 | INPUT/OUTPUT DEVICE WITH A DYNAMICALLY ADJUSTABLE APPEARANCE AND FUNCTION - A computing device is disclosed. The computing device may include a display, a processor in communication with the display and an enclosure connected to the display. The computing device may also include an input/output (I/O) device in communication with the processor. The I/O device may also be connected to the enclosure. Additionally, the I/O device may include a modifiable display that may substantially match the appearance of the enclosure. | 12-24-2015 |
20160037879 | MAGNETIC BUCKLE - A clasp for securing a first strap with a second strap includes a first clasp portion having a first frame member and a first set of magnets movable from a first to a second position, the first clasp portion adapted to be attached with the first strap; and a second clasp portion adapted to selectively connect with the first clasp portion, the second frame clasp portion having second frame member and a second set of magnets positioned in a fixed location within the second clasp portion, the second set of magnets positioned adjacent the first set of magnets when the second clasp portion is connected with the first clasp portion, the second clasp portion adapted to be attached with the second strap. When the first and second set of magnets create an attractive magnetic force therebetween in the first position and a repulsive magnetic force therebetween in the second position. | 02-11-2016 |
Carl Andre, Patchogue, NY US
Patent application number | Description | Published |
---|---|---|
20100088782 | SEED ENHANCEMENT BY COMBINATIONS OF PYRUVATE KINASES - Described herein are inventions in the field of genetic engineering of plants, including combinations of nucleic acid molecules encoding pyruvate kinase subunits to improve agronomic, horticultural, and quality traits. This invention relates generally to the combination of nucleic acid sequences encoding pyruvate kinase proteins that are related to the presence of seed storage compounds in plants. More specifically, the present invention relates to the use of these combinations of these sequences, their order and direction in the combination, and the regulatory elements used to control expression and transcript termination in these combinations in transgenic plants. In particular, the invention is directed to methods for manipulating seed storage compounds in plants and seeds. The invention further relates to methods of using these novel combinations of polypeptides to stimulate plant growth and/or root growth and/or to increase yield and/or composition of seed storage compounds. | 04-08-2010 |
Carl Andre, Raleigh, NC US
Patent application number | Description | Published |
---|---|---|
20140370563 | COMPOSITIONS AND METHODS FOR THE RELIEF OF INHIBITION OF ALDEHYDE DECARBONYLASE - The present invention is related to compositions and methods for enhanced synthesis of hydrocarbons, particularly, but not limited to, alkanes. The invention, in one embodiment, utilizes the co-expression of a hydrogen peroxide metabolizing enzyme in the presence of an aldehyde decarbonylase enzyme to relieve hydrogen peroxide inhibition of the aldehyde decarbonylase enzyme by hydrogen peroxide. In a preferred embodiment a catalase-aldehyde decarbonylase expression construct and fusion peptide is used. The present invention also relates to microorganisms engineered to express said enzymes and to produce hydrocarbon molecules. | 12-18-2014 |
Carl Andre, Lansing, MI US
Patent application number | Description | Published |
---|---|---|
20090265810 | Arabidopsis genes encoding proteins involved in sugar and lipid metabolism and methods of use - Isolated nucleic acids and polypeptides associated with lipid and sugar metabolism regulation are provided. In particular, lipid metabolism proteins (LMP) and encoding nucleic acids originating from | 10-22-2009 |
20130104261 | Arabidopsis Genes Encoding Proteins Involved in Sugar and Lipid Metabolism and Methods of Use - Isolated nucleic acids and polypeptides associated with lipid and sugar metabolism regulation are provided. In particular, lipid metabolism proteins (LMP) and encoding nucleic acids originating from | 04-25-2013 |
Charles Patrick Andre, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20090165574 | INSTRUMENT AND METHOD FOR NUCLEIC ACID AMPLIFICATION - The invention relates to a polymerase chain reaction (PCR) process and a thermal cycler. In the process, biological samples are held in a sample carrier having a plurality of sample spaces each having upper and lower ends and the samples are sequentially heated and cooled. The thermal cycler according to the invention comprises heat transfer means for automatic heating and cooling of the samples in the sample carrier, heatable closure means above the upper ends of the samples spaces for preventing condensation of sample vapor during the process, and adjusting means for controlling one process parameter, preferably the temperature of the heatable closure means, depending on at least one other of said process parameters. The invention helps to decrease the number of failed PCR experiments, in particular due to changes in sample volume. | 07-02-2009 |
Chas Andre, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20130338928 | METHODS AND SYSTEMS FOR HIGH RESOLUTION MELT ANALYSIS OF A NUCLEIC ACID SEQUENCE - Described herein are methods and systems for analyzing and visualizing HRM data from a double-stranded nucleic acid. The HRM data is generally characterized by a plurality of data points each including a signal value associated with the concentration of a double-stranded nucleic acid in a sample and a temperature value associated with a the temperature of the sample. Embodiments of the invention analyze the HRM curves from samples using the first negative derivative of the HRM curve or a virtual standard. The first negative derivative plot method may be used to identify the melting temperature of a homogenous double-stranded nucleic acid in a sample, as well as the presence and melting temperature of heterogeneous double-stranded nucleic acids in the sample. Data points associated with the melting temperature are plotted on a scatter plot for analysis. The virtual standard allows for visualization of HRM data across data sets. | 12-19-2013 |
Daniel L. Andre, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20110078362 | OPERATING AN EMULATED ELECTRICALLY ERASABLE (EEE) MEMORY - An emulated electrically erasable memory system includes a random access memory (RAM) and a non-volatile memory (NVM). A write access to the RAM is received which provides first write data and a first address, where the first write data is stored in the RAM at the first address, and a currently filling sector of the NVM is updated to store both the first write data and the first address as a first record. In response to the write access, based on whether there are any remaining active records in an oldest filled sector of the NVM, a portion of an erase process or a transfer of up to a predetermined number of active records from the oldest filled sector to the currently filling sector is performed. The predetermined number of active records is less than a maximum number of total records that may be stored within the oldest filled sector. | 03-31-2011 |
20110107009 | NON-VOLATILE MEMORY CONTROLLER DEVICE AND METHOD THEREFOR - A method of storing information at a non-volatile memory includes storing a status bit prior to storing data at the memory. A second status bit is stored after storing of the data. Because the storage of data is interleaved with the storage of the status bits, a brownout or other corrupting event during storage of the data will likely result in a failure to store the second status bit. Therefore, the first and second status bits can be compared to determine if the data was properly stored at the non-volatile memory. | 05-05-2011 |
20110173373 | NON-VOLATILE MEMORY DEVICE AND METHOD THEREFOR - A method of storing information at a non-volatile memory includes storing a first status bit at a sector header of the memory prior to erasing a sector at the memory. A second status bit is stored after erasing of the sector. Because the erasure of the sector is interleaved with the storage of the status bits, a brownout or other corrupting event during erasure of the record will likely result in a failure to store the second status bit. Therefore, the first and second status bits can be compared to determine if the data was properly erased at the non-volatile memory. Further, multiple status bits can be employed to indicate the status of other memory sectors, so that a difference in the status bits for a particular sector can indicate a brownout or other corrupting event. | 07-14-2011 |
20120005403 | RECOVERY SCHEME FOR AN EMULATED MEMORY SYSTEM - In a system having an emulation memory having a first sector of non-volatile memory for storing information, wherein the non-volatile memory includes a plurality of records, a method includes determining if a last record written of the plurality of records is a compromised record; if the last record written is not a compromised record, performing a next write to a record of the plurality of records that is next to the last record written; and if the last record written is a comprised record: determining an address of the compromised record; writing valid data for the address of the compromised record into the record of the plurality of records that is next to the compromised record; and writing data into a record that is next to the record of the plurality of records that is next to the compromised record. | 01-05-2012 |
20130268717 | EMULATED ELECTRICALLY ERASABLE MEMORY HAVING SECTOR MANAGEMENT - A semiconductor memory device comprises a volatile memory and a non-volatile memory including a plurality of sectors. Each of the plurality of sectors configured to store a sector status indicator and a plurality of data records. A control module is coupled to the non-volatile memory and the volatile memory. The control module manages the sectors by scanning the sectors to identify the records with invalid data; changing the status indicator of a particular sector when all of the records in the particular sector are invalid, and discontinuing scanning the particular sector while all of the records in the particular sector are invalid. | 10-10-2013 |
20130290603 | EMULATED ELECTRICALLY ERASABLE MEMORY PARALLEL RECORD MANAGEMENT - A method of transferring data from a non-volatile memory (NVM) having a plurality of blocks of an emulated electrically erasable (EEE) memory to a random access memory (RAM) of the EEE includes accessing a plurality of records, a record from each block. A determination is made if any of the data signals of the first data signals are valid and thereby considered valid data signals. If there is only one or none that are valid, the valid data, if any is loaded into RAM and the process continues with subsequent simultaneous accesses. If more than one is valid, then the processes is halted until the RAM is loaded with the valid data, then the method continues with subsequent simultaneous accesses of records. | 10-31-2013 |
20140082257 | SYSTEMS AND METHODS FOR CODE PROTECTION IN NON-VOLATILE MEMORY SYSTEMS - Methods and systems are disclosed for code protection in non-volatile memory (NVM) systems. Information stored within NVM memory sectors, such as boot code or other code blocks, is protected using lockout codes and lockout keys written in program-once memory areas within the NVM systems. Further, lockout codes can be combined into a merged lockout code that can be stored in a merged protection register. The merged protection register is used to control write access to protected memory sectors. Lockout code/key pairs are written to the program-once area when a memory sector is protected. The program-once area, which stores the lockout code/key pairs, is not readable by external users. Once protected, a memory sector can not be updated without the lockout code/key pair. | 03-20-2014 |
20160077906 | HIGH VOLTAGE FAILURE RECOVERY FOR EMULATED ELECTRICALLY ERASABLE (EEE) MEMORY SYSTEM - The present disclosure provides methods and circuits for managing failing sectors in a non-volatile memory. A record address and a read control signal are received, where the record address identifies a location in the non-volatile memory. The record address is compared with a plurality of dead sector addresses, where the dead sector addresses correspond to a subset of sectors located in the non-volatile memory. Data located at the record address is determined to be invalid in response to a combination of a first detection that the record address matches one of the dead sector addresses and a second detection that the read control signal indicates a read operation is requested to be performed on the non-volatile memory. | 03-17-2016 |
Dave Andre, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20100179930 | Method and System for Developing Predictions from Disparate Data Sources Using Intelligent Processing - Provided herein is a platform for prediction based on extraction of features and observations collected from a large number of disparate data sources that uses machine learning to reinforce quality of collection, prediction and action based on those predictions. | 07-15-2010 |
David Andre, Berkeley, CA US
Patent application number | Description | Published |
---|---|---|
20100153170 | SYSTEM AND METHOD FOR COMPLEX SCHEDULE GENERATION - A system and method for generating a schedule for multiple employees in a complex environment. In one embodiment, the method includes generating a schedule for multiple employees with varying skill sets for a time period, wherein the plurality of employees have varying overlapping skill sets that enable them to perform various tasks, and wherein employees are shared across tasks within the time period. In one embodiment, the method includes receiving a plurality of user inputs to a scheduling program, including a number of employee designations that each refer to a unique employee, and a number of skill sets that each correspond to one of the employee designations. The method further includes receiving a user input that changes the number of employee designations by indicating at least one changed employee, and estimating an effect of the at least one changed employee on effective staffing levels for each of the various tasks. The method further includes generating estimated effective staffing levels for each of the various tasks. | 06-17-2010 |
David Andre, Pittsburgh, PA US
Patent application number | Description | Published |
---|---|---|
20080214949 | SYSTEMS, METHODS, AND DEVICES TO DETERMINE AND PREDICT PHYSILOGICAL STATES OF INDIVIDUALS AND TO ADMINISTER THERAPY, REPORTS, NOTIFICATIONS, AND THE LIKE THEREFOR - The invention comprises systems, methods, and devices capable of deriving and predicting the occurrence of a number of physiological and conditional states and events based on sensed data. The systems, methods, and devices utilize the predicted and derived states for a number of health and wellness related applications including the administering therapy and providing actionable data for lifestyle and health improvement. | 09-04-2008 |
20080275309 | INPUT OUTPUT DEVICE FOR USE WITH BODY MONITOR - A monitoring apparatus that includes a sensor device and an I/O device in communication with the sensor device that generates derived data using the data from the sensor device. The derived data cannot be directly detected by the associated sensors. Alternatively, an apparatus that includes a wearable sensor device and an I/O device in communication with the sensor device that includes means for displaying information and a dial for entering information. Alternatively, an apparatus for tracking caloric consumption and caloric expenditure data that includes a sensor device and an I/O device in communication with the sensor device. The sensor device includes a processor programmed to generate data relating to caloric expenditure from sensor data. Alternatively, an apparatus for tracking caloric information for an individual that utilizes a plurality of classification identifiers for classifying meals consumed by the individual, each of the classification identifiers having a corresponding caloric amount. | 11-06-2008 |
20080320029 | LIFEOTYPE INTERFACES - The methods and systems described herein may involve providing a graphical user interface for presenting information about an individual's status, and presenting in the graphical user interface information regarding at least one of at least one lifeotype and at least one life byte. The methods and systems described herein may involve providing a computer program that operates on a data structure that includes at least one of life byte data and lifeotype data, and providing an interface to such computer program whereby another program may access the computer program to obtain at least one of the life byte data and the lifeotype data. | 12-25-2008 |
20090177068 | Method and apparatus for providing derived glucose information utilizing physiological and/or contextual parameters - Various methods and apparatuses for measuring a state parameter of an individual using signals based on one or more sensors are disclosed. In one embodiment, a first set of signals is used in a first function to determine how a second set of signals is used in one or more second functions to predict the state parameter. In another embodiment, first and second functions are used where the state parameter or an indicator of the state parameter may be obtained from a relationship between the first function and the second function. The state parameter may, for example, include blood glucose levels, calories consumed or calories burned by the individual. Various methods for making such apparatuses are also disclosed. | 07-09-2009 |
20150245797 | METHOD AND APPARATUS FOR DERIVING AND REPORTING THE THERMIC EFFECT OF FOOD AND CALORIES CONSUMED FOR AN INDIVIDUAL UTILIZING PHYSIOLOGICAL PARAMETERS - Various methods and apparatuses for measuring a state parameter of an individual using signals based on one or more sensors are disclosed. In one embodiment, a first set of signals is used in a first function to determine how a second set of signals is used in one or more second functions to predict the state parameter. In another embodiment, first and second functions are used where the state parameter or an indicator of the state parameter may be obtained from a relationship between the first function and the second function. The state parameter may, for example, include calories consumed or calories burned by the individual. Various methods for making such apparatuses are also disclosed. | 09-03-2015 |
Herve G.p. Andre, Orlando, FL US
Patent application number | Description | Published |
---|---|---|
20140282428 | EMBEDDING AND EXECUTING TRACE FUNCTIONS IN CODE TO GATHER TRACE DATA - Provided are a computer program product, system, and method for embedding and executing trace functions in code to gather trace data. A plurality of trace functions are embedded in the code. For each embedded trace function, a trace level is included indicating code to which the trace applies. The trace level comprises one of a plurality of levels. During the execution of the code, the embedded trace functions having one of the levels associated with a specified at least one level specified are executed. The embedded trace functions associated with at least one level not comprising one of the at least one specified level are not invoked. | 09-18-2014 |
20150193289 | EFFICIENT DATA SYSTEM ERROR RECOVERY - Dynamically adjust an error threshold in a data system based system status changes caused by either an external environment and/or an internal status. | 07-09-2015 |
20150347245 | DETERMINING AN AVAILABILITY SCORE BASED ON AVAILABLE RESOURCES OF DIFFERENT RESOURCE TYPES IN A DISTRIBUTED COMPUTING ENVIRONMENT OF STORAGE SERVERS TO DETERMINE WHETHER TO PERFORM A FAILURE OPERATION FOR ONE OF THE STORAGE SERVERS - Provided are a computer program product, system, and method for a computer program product, system, and method for determining an availability score based on available resources of different resource types in a distributed computing environment of storage servers to determine whether to perform a failure operation for one of the storage servers. A health status monitor program deployed in the storage servers performs: maintaining information indicating availability of a plurality of storage server resources for a plurality of resource types; calculating an availability score as a function of a number of available resources of the resource types; and transmitting information on the availability score to a management program. The management program uses the transmitted information to determine whether to migrate services from the storage server from which the availability score is received to at least one of the other storage servers in the distributed computing environment. | 12-03-2015 |
20150347252 | DETERMINING AN AVAILABILITY SCORE BASED ON AVAILABLE RESOURCES OF DIFFERENT RESOURCE TYPES IN A STORAGE SYSTEM TO DETERMINE WHETHER TO PERFORM A FAILURE OPERATION FOR THE STORAGE SYSTEM - Provided are a computer program product, system, and method for determining an availability score based on available resources of different resource types in a storage system to determine whether to perform a failure operation for the storage system. Information is maintained indicating availability of a plurality of storage system resources for a plurality of resource types. An availability score is calculated as a function of a number of available resources of the resource types. Information on the availability score is transmitted to a failure manager. The failure manager uses the transmitted availability information to determine whether to initiate a storage system failure mode for the storage system. | 12-03-2015 |
Herve G. P. Andre, Orlando, FL US
Patent application number | Description | Published |
---|---|---|
20160048433 | SYSTEM, APPARATUS, AND METHOD TO DYNAMICALLY CHANGE SYSTEM RECOVERIES BASED ON SYSTEM LOAD - A method for dynamically changing system recovery actions based on system load. The method includes measuring a value of a workload characteristic of a computer system over a period of time, detecting an error in the computer system, determining a workload level of the computer system, and selecting a set of error recovery actions in response to the system workload analysis module determining the workload level of the computer system. A workload characteristic defines a type of work performed by the computer system. A workload level can be based on user defined parameters or a measurement of the value of one or more workload characteristics. | 02-18-2016 |
Jarboe Andre, Stone Mountain, GA US
Patent application number | Description | Published |
---|---|---|
20090187519 | Learning Device Interaction Rules - Devices and methods are disclosed for establishing interaction among electronic devices of an environment. The device has a transmitter, receiver, memory for storing interaction rules, and a processor for learning the interaction rules in association with the transmitter, receiver, and other devices of the environment. The device also includes components for performing the device specific functions and a state sensor for determining the logical or physical state of the device. Methods involve observing at one or more devices change of state activity among the plurality of devices through receiving a change of state message that is transmitted to the one or more devices. A set of rules are learned at the one or more devices based upon observing the change of state activity. The learned set of rules are then applied at the one or more devices to automatically control changes of state of devices within the plurality of devices. | 07-23-2009 |
Jarboe Andre, Tucker, GA US
Patent application number | Description | Published |
---|---|---|
20140223498 | Content Control in a Networked Environment - Methods, systems, and products control presentation of media content within a networked environment of multiple devices. Interaction rules are used to determine which ones of the devices interact with each other. Further rules may define what media content is playable by each one of the devices in the networked environment. | 08-07-2014 |
Jean-Philippe L. Andre, Oakton, VA US
Patent application number | Description | Published |
---|---|---|
20090166251 | All catalytic medicinal white oil production - All catalytic process for producing white oils is provided. More particularly, medicinal grade white oils are produced from a process including hydrotreating and/or hydrocracking, catalytic dewaxing followed by hydrofinishing to produce a medicinal white oil. | 07-02-2009 |
Joan Andre, Falcon, CO US
Patent application number | Description | Published |
---|---|---|
20100319114 | TOILET DRAPING - A toilet draping is formed by folding a plastic bag in half lengthwise and cutting a suitably shaped and sized opening in a medial location of the bag. In another aspect of the invention, a keyhole-shaped opening is formed in an impervious sheet to form a toilet draping. | 12-23-2010 |
Lee J. Andre, Wilmington, NC US
Patent application number | Description | Published |
---|---|---|
20120057992 | METHOD AND APPARATUS FOR A JET PUMP SLIP JOINT INTERNAL SEAL - A method and apparatus for providing a Boiling Water Reactor (BWR) jet pump slip joint internal seal in the interface between an inlet mixer and a diffuser of a jet pump assembly. The internal seal provides an effective means of mitigating leakage and slip joint flow induced vibration (FIV) between the inlet mixer and diffuser to reduce damage to many of the jet pump assembly components that may otherwise be damaged by FIV. A metallic seal of the slip joint internal seal flares out to conform the internal seal to a range of gap sizes, and may be compressed or spring back to nominal dimensions as thermal expansion and contraction occurs. The internal seal is also self-expanding/self-tightening, as the internal seal flares further outward as a result of the internal pressure caused by flowing fluids in an operating jet pump assembly. | 03-08-2012 |
20130308737 | MECHANICAL CONNECTIONS AND METHODS - A mechanical connection between adjacent components of a system may include a first component of the system, a second component of the system, and a multiple degree-of-freedom connection between the first and second components. The multiple degree-of-freedom connection may have at least four degrees of freedom. A method for establishing a mechanical connection between adjacent components of a system may include disposing a first component of the system adjacent to a second component of the system, and connecting the first component to the second component using a multiple degree-of-freedom connection. The multiple degree-of-freedom connection may have at least four degrees of freedom. | 11-21-2013 |
Lee J. Andre, Caroina Beach, NC US
Patent application number | Description | Published |
---|---|---|
20100246744 | APPARATUS AND SYSTEM FOR DAMPENING THE VIBRATION EXPERIENCED BY AN OBJECT - An embodiment of the present invention may reduce the level of vibration experienced by a line, such as, but not limiting of, a pipe, a cable, tubing, or the like, that is connected to at least one separate structure. For example, but not limiting of, the structure includes: a reactor pressure vessel, a feedwater sparger pipe, steam generator, a pipe, a pressure vessel, a heat exchanger, a pump, a condenser, a tank, or the like. An embodiment of the present invention may provide support and a preload to the line at a new location or may replace an existing support, such as, but not limiting of, a weld; which may alter the natural frequencies to avoid resonance from occurring when the structure(s) is excited. | 09-30-2010 |
Marchione T. Andre, Heber, UT US
Patent application number | Description | Published |
---|---|---|
20150343565 | METHOD OF FORMING FEATURE ON TUBE - A method of forming a feature on a tube having a wall is provided. The wall defines an outer surface and an inner surface. The method includes forming, via a processing device, a Three Dimensional (3D) model of the feature. The method further includes slicing, via the processing device, the 3D model of the feature into a plurality of model layers. The method also includes regulating, via the processing device, a dispensing member to deposit a plurality of layers of a material on the outer surface of the tube to form the feature. The plurality of layers of the material correspond to the plurality of model layers. The method further includes forming, via a machining process, a hole in the wall of the tube to communicate an interior of the feature with an interior of the tube. | 12-03-2015 |
Michael J. Andre, Keego Harbor, MI US
Patent application number | Description | Published |
---|---|---|
20090188577 | PLUMBING TEST CAP WITH PIVOTAL LATCH - A plumbing test cap has a body with a bore extending from a first end which is mountable over a stub-out having a surface engagement feature. The body has a closed second end. A retainer is carried on the body for transverse movement from a first position allowing movement of the body relative to the stub-out and a second position in which the retainer is locked to the body, in turn locking the body on the stub-out. | 07-30-2009 |
Michael R. Andre, Beaverton, OR US
Patent application number | Description | Published |
---|---|---|
20100008364 | Methods and apparatus to limit transmission of data to a localized area - Methods and apparatus are disclosed for limiting transmission of data to a localized area in a networked environment. In an example method, a request to transmit data from a source device to a sink device is received. If the data to be transmitted is localized data, a time to live value associated with the data is set to first predetermined value. If the data to be transmitted is not localized data, a time to live value associated with the data is set to a second predetermined value. | 01-14-2010 |
20120076141 | METHODS AND APPARATUS TO LIMIT TRANSMISSION OF DATA TO A LOCALIZED AREA - One example method of limiting transmission of data involves generating an Internet datagram that includes digital content and an Internet protocol (IP) header. It is determined whether the digital content comprises localized data that may be transmitted to other devices within a network boundary. If the digital content comprises localized data, a time to live (TTL) parameter of the IP header of the Internet datagram is set to a value that represents a number of times the digital content may be transmitted within the network boundary, with the value being less than or equal to five. After the TTL parameter is set to a value less than or equal to five, the Internet datagram is transmitted. Other embodiments are described and claimed. | 03-29-2012 |
20140185617 | METHODS AND APPARATUS TO LIMIT TRANSMISSION OF DATA TO A LOCALIZED AREA IN AN IPV6 NETWORK - Methods and apparatus are disclosed for limiting transmission of data to a localized area in a networked environment. A method according to one embodiment includes receiving a request to transmit data from a source device to a sink device. If the data to be transmitted is localized data, a hop value associated with the data is set to a first predetermined value. If the data to be transmitted is not localized data, a hop value associated with the data is set to a second predetermined value. | 07-03-2014 |
Nicolas Andre, Knoxville, TN US
Patent application number | Description | Published |
---|---|---|
20090230306 | Spectroscopic Prediction of Formaldehyde Emission and Thickness Swell of Wood Panels - A process for spectroscopic measurement of the emission of formaldehyde from refined wood products destined to be used in the manufacture of composite wood products such as medium density fiberboard (MDF), particleboard, and plywood. The process employs near-infrared (NIR) spectroscopy to measure the absorption of light by the wood furnish; the level of absorption is then related to the formaldehyde emission and thickness swell of the finished wood panel. This process allows for real-time quantitative prediction of future formaldehyde emissions and thickness swell of a composite wood panel. | 09-17-2009 |
Pascal Andre, Raleigh, NC US
Patent application number | Description | Published |
---|---|---|
20120156088 | PREPARATION OF FePt AND CoPt NANOPARTICLES - The invention provides a method for the preparation of FePt or CoPt nanoparticles in ionic liquids, which in certain embodiments constitutes a direct method for the preparation of such nanoparticles having the face-centred tetragonal (fct) crystalline form. The invention also provides FePt or CoPt nanoparticles obtainable by a method of the invention. | 06-21-2012 |
Robert C. Andre, Glen Ridge (essex), NJ US
Patent application number | Description | Published |
---|---|---|
20120058259 | ELECTROLESS NICKEL ALLOY PLATING BATH AND PROCESS FOR DEPOSITING THEREOF - An aqueous nickel phosphorus tin alloy electroless plating bath and process for depositing a nickel phosphorus tin alloy onto a substrate, particularly an aluminum substrate for memory disk applications, wherein the nickel phosphorus tin alloy deposit provides enhanced thermal stability, as defined by the inhibition of crystallization and suppression of magnetization upon high temperature annealing when compared to typical NiP deposits. | 03-08-2012 |
Rodney C. Andre, Tyngsboro, MA US
Patent application number | Description | Published |
---|---|---|
20080266302 | Mechanism for granting controlled access to a shared resource - Disclosed are methods and systems for granting an application-specific integrated circuit (ASIC) in a multi-ASIC environment controlled access to a shared resource. A system includes a first ASIC, a second ASIC, and a shared memory that stores a shared resource and a data set partitioned into fields. The first ASIC writes data to a first subset of the fields and reads data from the fields. The first ASIC includes first logic that computes a first value based on the data read from the fields. The second ASIC writes data to a second subset of the fields and reads data from the fields. The second ASIC includes second logic that computes a second value based on the data read from the fields. Based on the first and second values respectively computed by the first and second logic, only one of the first and second ASICs gains access to the shared resource. | 10-30-2008 |
20110285731 | Mechanism for Granting Controlled Access to a Shared Resource - Disclosed are methods and systems for granting an application-specific integrated circuit (ASIC) in a multi-ASIC environment controlled access to a shared resource. A system includes a first ASIC, a second ASIC, and a shared memory that stores a shared resource and a data set partitioned into fields. The first ASIC writes data to a first subset of the fields and reads data from the fields. The first ASIC includes first logic that computes a first value based on the data read from the fields. The second ASIC writes data to a second subset of the fields and reads data from the fields. The second ASIC includes second logic that computes a second value based on the data read from the fields. Based on the first and second values respectively computed by the first and second logic, only one of the first and second ASICs gains access to the shared resource. | 11-24-2011 |
Roger Andre, Seattle, WA US
Patent application number | Description | Published |
---|---|---|
20100280734 | METHOD AND APPARATUS TO ENCODE FUEL USE DATA WITH GPS DATA AND TO ANALYZE SUCH DATA - System and method for analyzing position data and fuel injector data from a vehicle equipped with a geographical position system (GPS) and fuel injector sensors to enable fuel use patterns of the vehicle to be analyzed. Data defining a flow of fuel through the vehicle's fuel injectors is combined with temporal data and GPS data to produce fuel use encoded GPS data that is transmitted to a remote computer. The fuel use encoded GPS data can be analyzed to determine how much fuel was used by the vehicle during off road use to enable proper fuel tax computations to be performed. The data can also be used to evaluate the mechanical condition of a vehicle. By monitoring fuel use for a trip repeated numerous times, a decrease in fuel efficiency may indicate a mechanical problem (dirty injectors, fouled spark plugs, etc). | 11-04-2010 |
Steven Andre, Houston, TX US
Patent application number | Description | Published |
---|---|---|
20140149086 | SYSTEM AND METHOD FOR FACILITATING DESIGN OF A DIRECT ELECTRICAL HEATING SYSTEM - An interface is provided for a modeling application that determines required current required to deliver a target heat in a direct electrical heating system. The interface facilitates the input of input values implemented by the modeling application without requiring the configuration of an entire model. A technique for determining adjustments to required current between computational iterations reduces the number of iterations needed to converge on a solution | 05-29-2014 |
Thomas Andre, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20090290443 | MEMORY CIRCUIT WITH SENSE AMPLIFIER - A memory has a pre-amplifier for generating an output signal and a reference signal. The memory includes a comparator for comparing the output signal to the reference signal. The comparator includes a bias stage for generating a bias signal, wherein the bias signal is an average of the output signal and the reference signal. The comparator further includes a first output stage for generating a first comparator output signal by comparing the output signal and the bias signal. The comparator further includes a second output stage for generating a second comparator output signal by comparing the reference signal and the bias signal. | 11-26-2009 |
20110292714 | STRUCTURES AND METHODS FOR A FIELD-RESET SPIN-TORQUE MRAM - An apparatus and method of programming a spin-torque magnetoresistive memory array includes a metal reset line positioned near each of a plurality of magnetoresistive bits and configured to set the plurality of magnetoresistive memory elements to a known state by generating a magnetic field when an electrical current flows through it. A spin torque transfer current is then applied to selected ones of the magnetoresistive bits to switch the selected bit to a programmed state. In another mode of operation, a resistance of the plurality of bits is sensed prior to generating the magnetic field. The resistance is again sensed after the magnetic field is generated and the data represented by the initial state of each bit is determined from the resistance change. A spin torque transfer current is then applied only to those magnetoresistive bits having a resistance different from prior to the magnetic field being applied. | 12-01-2011 |
20120155160 | MEMORY CONTROLLER AND METHOD FOR INTERLEAVING DRAM AND MRAM ACCESSES - A memory controller and method for interleaving volatile and non-volatile memory different latencies and page sizes are described wherein a single DDR3 memory controller communicates with a number of memory modules comprising of at least non-volatile memory, e.g., spin torque magnetic random access memory, integrated in a different Rank or Channel with a volatile memory, e.g., dynamic random access memory (DRAM). | 06-21-2012 |
20120163061 | MEMORY ARRAY HAVING LOCAL SOURCE LINES - A memory is provided that simplifies a fabrication process and structure by reducing the number of source lines and bitlines accessible to circuitry outside of the memory array. The memory has first and second row groups comprising a plurality of memory elements each coupled to one each of a plurality of M bit lines; first and second local source lines and first and second word lines, each coupled to each of the plurality of memory elements; and circuitry coupled to the first and second word lines and configured to select one of the first and second row groups, and coupled to the plurality of M bit lines and configured to apply current of magnitude N through the memory element in the selected row group coupled to one of the plurality of M bit lines by applying current of magnitude less than N to two or more of the remaining M-1 bit lines. | 06-28-2012 |
20120195112 | METHOD OF WRITING TO A SPIN TORQUE MAGNETIC RANDOM ACCESS MEMORY - A method includes destructively reading bits of a spin torque magnetic random access memory and immediately writing back the original or inverted values. A detection of the majority state of the write back bits and a conditional inversion of write back bits are employed to reduce the number of write back pulses. A subsequent write command received within a specified time or before an original write operation is commenced will cause a portion of the write back pulses or the original write operation pulses to abort. Write pulses during subsequent write operations will follow the conditional inversion determined for the write back bits during destructive read. | 08-02-2012 |
20120198313 | METHOD OF READING AND WRITING TO A SPIN TORQUE MAGNETIC RANDOM ACCESS MEMORY WITH ERROR CORRECTING CODE - A method includes destructively reading bits of a spin torque magnetic random access memory, using error correcting code (ECC) for error correction, and storing inverted or non-inverted data in data-store latches. When a subsequent write operation changes the state of data-store latches, parity calculation and majority detection of the bits are initiated. A majority bit detection and potential inversion of write data minimizes the number of write current pulses. A subsequent write operation received within a specified time or before an original write operation is commenced will cause the majority detection operation to abort. | 08-02-2012 |
20120311396 | MRAM FIELD DISTURB DETECTION AND RECOVERY - A method and memory device is provided for reading data from an ECC word of a plurality of reference bits associated with a plurality of memory device bits and determining if a double bit error in the ECC word exists. The ECC word may be first toggled twice and the reference bits reset upon detecting the double bit error. | 12-06-2012 |
20130128650 | DATA-MASKED ANALOG AND DIGITAL READ FOR RESISTIVE MEMORIES - An analog read circuit measures the resistance of each of a plurality of bits in an array of resistive memory elements. Data stored within a latch determines whether to selectively enable the analog read circuit. In an alternate embodiment, a sense amplifier is coupled to the latch and the array, and the data stored in the latch determines whether to selectively enable the sense amplifier. | 05-23-2013 |
20130128657 | HYBRID READ SCHEME FOR SPIN TORQUE MRAM - A method of reading data from a plurality of bits in a spin-torque magnetoresistive memory array includes performing one or more referenced read operations of the bits, and performing a self-referenced read operation, for example, a destructive self-referenced read operation, of any of the bits not successfully read by the referenced read operation. The referenced read operations can be initiated at the same time or prior to that of the destructive self-referenced read operation. | 05-23-2013 |
20130128658 | WRITE DRIVER CIRCUIT AND METHOD FOR WRITING TO A SPIN-TORQUE MRAM - A write driver for writing to a spin-torque magnetoresistive random access memory (ST-MRAM) minimizes sub-threshold leakage of the unselected (off) word line select transistors in the selected column. An effective metal resistance in the bit line and/or source line is reduced and power supply noise immunity is increased. Write driver bias signals are isolated from global bias signals, and a first voltage is applied at one end of a bit line using one of a first NMOS-follower circuit or a first PMOS-follower circuit. A second voltage is applied at opposite ends of a source line using, respectively, second and third PMOS-follower circuits, or second and third NMOS-follower circuits. | 05-23-2013 |
20130155763 | CIRCUIT AND METHOD FOR SPIN-TORQUE MRAM BIT LINE AND SOURCE LINE VOLTAGE REGULATION - Circuitry and a method for regulating voltages applied to source and bit lines of a spin-torque magnetoresistive random access memory (ST-MRAM) reduces time-dependent dielectric breakdown stress of the word line transistors. During a read or write operation, only the selected bit lines and source lines are pulled down to a low voltage and/or pulled up to a high voltage depending on the operation (write | 06-20-2013 |
20130272060 | SELF-REFERENCED SENSE AMPLIFIER FOR SPIN TORQUE MRAM - Circuitry and a method provide a plurality of timed control and bias voltages to sense amplifiers and write drivers of a spin-torque magnetoresistive random access memory array for improved power supply noise rejection, increased sensing speed with immunity for bank-to-bank noise coupling, and reduced leakage from off word line select devices in an active column. | 10-17-2013 |
20130308374 | CIRCUIT AND METHOD FOR CONTROLLING MRAM CELL BIAS VOLTAGES - A cell bias control circuit maximizes the performance of devices in the read/write path of memory cells (magnetic tunnel junction device+transistor) without exceeding leakage current or reliability limits by automatically adjusting multiple control inputs of the read/write path at the memory array according to predefined profiles over supply voltage, temperature, and process corner variations by applying any specific reference parameter profiles to the memory array. | 11-21-2013 |
20140104937 | MEMORY DEVICE WITH TIMING OVERLAP MODE - In some examples, a memory device is configured to receive a precharge command and an activate command. The memory device performs a first series of events related to the precharge command in response to receiving the precharge command and a second series of events related to the activate command in response to receiving the activate command. The memory device delays the start of the second series of events until the first series of events completes. | 04-17-2014 |
20140104963 | MEMORY DEVICE WITH REDUCED ON-CHIP NOISE - In some examples, a memory device includes multiple memory banks equipped with an isolation switch and dedicated power supply pins. The isolation switch of each memory bank is configured to isolate the memory bank from global signals. The dedicated power supply pins are configured to connect each of the memory banks to a dedicated local power supply pads on the package substrate to provide local dedicated power supplies to each of the memory banks and to reduce voltage transfer between memory banks over conductors on the device, the device substrate, or the package substrate of the memory device. | 04-17-2014 |
20140372792 | METHOD FOR HEALING RESET ERRORS IN A MAGNETIC MEMORY - A method is provided for healing reset errors for a magnetic memory using destructive read with selective write-back, including for example, a self-referenced read of spin-torque bits in an MRAM. Memory cells are prepared for write back by one of identifying memory cells determined in error using an error correcting code and inverting the inversion bit for those memory cells determined in error; identifying memory cells determined in error using an error correcting code and resetting a portion of the memory cells to the first state; and resetting one or more memory cells to the first state. | 12-18-2014 |
20150019806 | MEMORY DEVICE WITH PAGE EMULATION MODE - In some examples, a memory device is configured to load multiple pages of an internal page size into a cache in response to receiving an activate command and to write multiple pages of the internal page size into a memory array in response to receiving a precharge command. In some implementations, the memory array is arranged to store multiple pages of the internal page size in a single physical row. | 01-15-2015 |
20150029786 | SELF-REFERENCED SENSE AMPLIFIER FOR SPIN TORQUE MRAM - Circuitry and a method provide a plurality of timed control and bias voltages to sense amplifiers and write drivers of a spin-torque magnetoresistive random access memory array for improved power supply noise rejection, increased sensing speed with immunity for bank-to-bank noise coupling, and reduced leakage from off word line select devices in an active column. | 01-29-2015 |
20150055406 | NON-DESTRUCTIVE WRITE/READ LEVELING - In some examples, a memory device is configured with non-volatile memory array(s) having one or more associated volatile memory arrays. The memory device may include a non-destructive write mode configured to prevent access to the non-volatile memory array(s) during an initiation or calibration sequence performed by the memory device or an electronic device associated with the memory device to calibrate read and write access timing associated with the memory device. | 02-26-2015 |
20150109854 | METHOD FOR WRITING TO A MAGNETIC TUNNEL JUNCTION DEVICE - A method of applying a write current to a magnetic tunnel junction device minimizes sub-threshold leakage. NMOS- and PMOS-follower circuits are used in applying the write current, and bias signals for the follower circuits are isolated from global bias signals before the write current is applied. | 04-23-2015 |
20150124524 | MEMORY DEVICE WITH TIMING OVERLAP MODE - In some examples, a memory device is configured to receive a precharge command and an activate command. The memory device performs a first series of events related to the precharge command in response to receiving the precharge command and a second series of events related to the activate command in response to receiving the activate command. The memory device delays the start of the second series of events until the first series of events completes. | 05-07-2015 |
20150200001 | MEMORY DEVICE WITH REDUCED ON-CHIP NOISE - In some examples, a memory device includes multiple memory banks equipped with an isolation switch and dedicated power supply pins. The isolation switch of each memory bank is configured to isolate the memory bank from global signals. The dedicated power supply pins are configured to connect each of the memory banks to a dedicated local power supply pads on the package substrate to provide local dedicated power supplies to each of the memory banks and to reduce voltage transfer between memory banks over conductors on the device, the device substrate, or the package substrate of the memory device. | 07-16-2015 |
20150206570 | CIRCUIT AND METHOD FOR SPIN-TORQUE MRAM BIT LINE AND SOURCE LINE VOLTAGE REGULATION - Circuitry and a method for regulating voltages applied to magnetoresistive bit cells of a spin-torque magnetoresistive random access memory (ST-MRAM) reduces time-dependent dielectric breakdown stress of the word line transistors. During a read or write operation, only the ends of the selected bit cells are pulled down to a low voltage and/or pulled up to a high voltage depending on the operation (write | 07-23-2015 |
20150243337 | METHOD OF WRITING TO A SPIN TORQUE MAGNETIC RANDOM ACCESS MEMORY - A method includes sampling magnetic bits, applying a write current pulse to the magnetic bits to set them to a first logic state, resampling the magnetic bits, and comparing the results of sampling and resampling to determine the bit state for each magnetic bit. A read or write operation may be received after initiation of writing back magnetic bits having the second state, where the write-back can be aborted for a portion of the bits in the case of a write operation. The write-back may be performed such that different portions of the magnetic bits are written back at different times, thereby staggering the write-back current pulses in time. An offset current may also be used during resampling. | 08-27-2015 |
20150254181 | BURST LENGTH DEFINED PAGE SIZE - In some examples, a memory device is configured with a reduced command set and a variable burst length. In some instances, the variable burst length defines a page size associated with data to be loaded into a cache. In other instances, the variable burst length may be set on the fly per read/write command and, in some cases, the burst length may be utilized to define the page size associated with the read/write command. | 09-10-2015 |
20150255133 | ASSISTED LOCAL SOURCE LINE - In some examples, a memory device has a memory array configured to include sets of bit cells grouped based in part on an arrangement of local source lines. Each of the groups of cells may include an assist bit having a lower impedance than the other bit cells of the group to cause current distributed by the local source lines to be largely provided to the assist bit. In some examples, the assist bit include a shorted tunnel junction and in other examples, multiple assist bits may be connected by one or more bridge assisted bit lines. | 09-10-2015 |
20150255137 | WORD LINE AUTO-BOOTING IN A SPIN-TORQUE MAGNETIC MEMORY HAVING LOCAL SOURCE LINES - In a spin-torque magnetic random access memory (MRAM) that includes local source lines, auto-booting of the word line is used to conserve power consumption by reusing charge already present from driving a plurality of bit lines during writing operations. Auto-booting is accomplished by first driving the word line to a first word line voltage. After such driving, the word line isolated. Subsequent driving of the plurality of bit lines that are capacitively coupled to the word line causes the word line voltage to be increased to a level desired to allow sufficient current to flow through a selected memory cell to write information into the selected memory cell. Additional embodiments include the use of a supplemental voltage provider that is able to further boost or hold the isolated word line at the needed voltage level. | 09-10-2015 |
20150262662 | NONVOLATILE LOGIC AND SECURITY CIRCUITS - In some examples, a nonvolatile storage element may be configured to store a state or value during a low power or powered down period of a circuit. For example, the nonvolatile storage element may include a bridge of resistive elements that have a resistive state that may be configured by applying voltages to multiple drive paths. A sense amplifier may be connected to the bridge in order to resolve a voltage differential associated with the bridge to ether power or ground and, thereby determine the state associated with on the nonvolatile storage element. | 09-17-2015 |
20150355967 | METHOD OF READING AND WRITING TO A SPIN TORQUEMAGNETIC RANDOM ACCESS MEMORY WITH ERROR CORRECTING CODE - A method includes destructively reading bits of a spin torque magnetic random access memory, using error correcting code (ECC) for error correction, and storing inverted or non-inverted data in data-store latches. When a subsequent write operation changes the state of data-store latches, parity calculation and majority detection of the bits are initiated. A majority bit detection and potential inversion of write data minimizes the number of write current pulses. A subsequent write operation received within a specified time or before an original write operation is commenced will cause the majority detection operation to abort. | 12-10-2015 |
20150356322 | TAMPER DETECTION AND RESPONSE IN A MEMORY DEVICE - A technique for detecting tampering attempts directed at a memory device includes setting each of a plurality of detection memory cells to an initial predetermined state, where corresponding portions of the plurality of detection memory cells are included in each of the arrays of data storage memory cells on the memory device. A plurality of corresponding reference bits on the memory device permanently store information representative of the initial predetermined state of each of the detection memory elements. When a tamper detection check is performed, a comparison between the reference bits and the current state of the detection memory cells is used to determine whether any of the detection memory cells have changed state from their initial predetermined states. Based on the comparison, a tamper detect indication is flagged if a threshold level of change is determined. Once a tampering attempt is detected, responses on the memory device include disabling one or more memory operations, generating a mock current to emulate current expected during normal operation, and erasing data stored on the memory device. | 12-10-2015 |
20160027489 | HYBRID READ SCHEME FOR SPIN TORQUE MRAM - A method of reading data from a plurality of bits in a spin-torque magnetoresistive memory array includes performing one or more referenced read operations of the bits, and performing a self-referenced read operation, for example, a destructive self-referenced read operation, of any of the bits not successfully read by the referenced read operation. The referenced read operations can be initiated at the same time or prior to that of the destructive self-referenced read operation. | 01-28-2016 |
20160042780 | CIRCUIT AND METHOD FOR CONTROLLING MRAM CELL BIAS VOLTAGES - A cell bias control circuit maximizes the performance of devices in the read/write path of memory cells (magnetic tunnel junction device+transistor) without exceeding leakage current or reliability limits by automatically adjusting multiple control inputs of the read/write path at the memory array according to predefined profiles over supply voltage, temperature, and process corner variations by applying any specific reference parameter profiles to the memory array. | 02-11-2016 |
20160042781 | CIRCUIT AND METHOD FOR ACCESSING A BIT CELL IN A SPIN-TORQUE MRAM - Circuitry and a method for regulating voltages applied to magnetoresistive bit cells of a spin-torque magnetoresistive random access memory (ST-MRAM) reduces time-dependent dielectric breakdown stress of the word line transistors. During a read or write operation, only the ends of the selected bit cells are pulled down to a low voltage and/or pulled up to a high voltage depending on the operation (write 0, write 1, and read) being performed. The ends of the unselected bit cells are held at a precharge voltage while separately timed signals pull up or pull down the ends of the selected bit cells during read and write operations. | 02-11-2016 |
20160070935 | RESPONSE TO TAMPER DETECTION IN A MEMORY DEVICE - In response to a tamper-attempt indication, a memory device selectively disables one or more memory operations. Disabling can be accomplished by different techniques, including altering bias voltages associated with performing the memory operation, gating off a current needed for performing the memory operation, and limiting the needed current to a magnitude below the threshold magnitude required for the operation. After disabling the memory operation, a mock current can be generated. The mock current is intended to mimic the current normally expended during the memory operation when not disabled, thereby leading a user to believe that the device is continuing to operate normally even though the memory operation that is being attempted is not actually being performed. | 03-10-2016 |
20160085622 | EXPANDED ERROR CORRECTION CODES - In some examples, a memory device may be configured to store data in either an original or an inverted state based at least in part on whether the majority of bits are set to a high state or a low state. For instance, the memory device may be configured to set each bit in the memory array to a low state when the data is read. The memory device may then be configured to store the data in the original state when a majority of the bits to be written to the array are in the low state and in the inverted state when the majority of the bits to be written to the array are in the high state. | 03-24-2016 |
20160092305 | ECC WORD CONFIGURATION FOR SYSTEM-LEVEL ECC COMPATIBILITY - In some examples, a memory device includes memory arrays configured to store pages of data organized into multiple ECC words. The memory device also includes at least one input/output pad for each ECC word associated with a page, such that a first level of error correction may be performed by the memory device on each of the ECC words associated with a page and a second level of error correction may be performed on the data output by each of the input/output pads during a particular period of time. Each of the one or more input/output pads of the memory device may be configured to provide only one bit of data per ECC word to an external source during an access from an external source. | 03-31-2016 |
20160093341 | MEMORY DEVICE WITH SHARED AMPLIFIER CIRCUITRY - In some examples, a memory device may have at least a first and a second memory array. In some cases, a portion of the bit cells of the first memory array may be coupled to first PMOS-follower circuitry and to second PMOS-follower circuitry. A portions of the bit cells of the second memory array may also be coupled to the second PMOS-follower circuitry and to third PMOS-follower circuitry. Additionally, in some cases, the portion of bit cells of both the first memory array and the second memory array may be coupled to shared preamplifier circuitry. | 03-31-2016 |
20160093349 | WRITE VERIFY PROGRAMMING OF A MEMORY DEVICE - A memory device is configured to identify a set of bit cells to be changed from a first state to a second state. In some examples, the memory device may apply a first voltage to the set of bit cells to change a least a first portion of the set of bit cells to the second state. In some cases, the memory device may also identify a second portion of the bit cells that remained in the first state following the application of the first voltage. In these cases, the memory device may apply a second voltage having a greater magnitude, duration, or both to the second portion of the set of bit cells in order to set the second portion of bit cells to the second state. | 03-31-2016 |
20160093354 | SHORT DETECTION AND INVERSION - In some examples, a memory device may be configured to store data in either an original or an inverted state based at least in part on a state associated with one or more shorted bit cells. For instance, the memory device may be configured to identify a shorted bit cell within a memory array and to store the data in the memory array, such that a state of the data bit stored in the shorted bit cell matches the state associated with the shorted bit cell. | 03-31-2016 |
20160099039 | METHOD OF WRITING TO A SPIN TORQUE MAGNETIC RANDOM ACCESS MEMORY - A spin-torque magnetoresistive memory includes array read circuits and array write circuits coupled to an array of magnetic bits. The array read circuits sample magnetic bits in the array, apply a write current pulse to the magnetic bits to set them to a first logic state, resample the magnetic bits, and comparing the results of sampling and resampling to determine the bit state for each magnetic bit. For each of the magnetic bits in the page having the second logic state, the array write circuits initiate a write-back, wherein the write-back includes applying a second write current pulse having opposite polarity in comparison with the first write current pulse to set the magnetic bit to the second state. A read or write operation may be received after initiation of the write-back where the write-back can be aborted for a portion of the bits in the case of a write operation. The write-back may be performed such that different portions of the magnetic bits are written back at different times, thereby staggering the write-back current pulses in time. An offset current may also be used during resampling. | 04-07-2016 |
20160099040 | SELF-REFERENCED SENSE AMPLIFIER FOR SPIN TORQUE MRAM - Circuitry and a method provide a plurality of timed control and bias voltages to sense amplifiers and write drivers of a spin-torque magnetoresistive random access memory array for improved power supply noise rejection, increased sensing speed with immunity for bank-to-bank noise coupling, and reduced leakage from off word line select devices in an active column. | 04-07-2016 |
20160104518 | Memory Device With Timing Overlap Mode - In some examples, a memory device is configured to receive a precharge command and an activate command. The memory device performs a first series of events related to the precharge command in response to receiving the precharge command and a second series of events related to the activate command in response to receiving the activate command. The memory device delays the start of the second series of events until the first series of events completes. | 04-14-2016 |
Thomas W. Andre, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20100165710 | Random access memory architecture including midpoint reference - A random access memory architecture includes a first series connected pair of memory elements ( | 07-01-2010 |
Timothy Andre, Los Gatos, CA US
Patent application number | Description | Published |
---|---|---|
20100217971 | AGGREGATION OF CRYPTOGRAPHY ENGINES - Systems, methods, and other embodiments associated with aggregation of cryptography engines are described. One example method includes receiving an outbound data packet on an outbound side of a data connection. The example method may also include analyzing the outbound data packet to determine a distribution value. The example method may also include selectively distributing the outbound data packet to one of a plurality of outbound processors based, at least in part, on the distribution value. The example method may also include receiving an inbound data packet on an inbound side of the data connection. The example method may also include examining the inbound data packet for an identifier. The example method may also include selectively distributing the inbound data packet to one of a plurality of inbound processors based, at least in part, on the identifier. | 08-26-2010 |
Timothy D. Andre, Firth, NE US
Patent application number | Description | Published |
---|---|---|
20130104511 | STEPPED OR LABYRINTH SEAL AND SPINDLE ASSEMBLY USING SAME | 05-02-2013 |
20150107863 | WALK AERATOR - A walk aerator comprises a housing supported by a plurality of wheels that include a pair of drive wheels. The drive wheels are pivotally mounted to the housing to permit the housing to move between operational and transport positions thereof. A control is used to so move the housing with the control having a hand grip whose height above the ground is easily adjustable to accommodate users of different effective heights. A foot guard maintains a relatively constant disposition relative to the ground whether the housing is in its operational or transport position. The housing of the aerator has a vent system and an air gap relative to a prime mover deck which cool a traction drive system contained within the housing. | 04-23-2015 |
20150128548 | REAR DISCHARGE MOWER DECK - A rotary mower cutting deck has a downwardly opening space and rear discharge opening across a rear end thereof. Three cutting blades are located within the space with a center blade and a first side blade rotating in one direction and a second side blade counter-rotating in the opposite direction. A front flow control baffle has a first, rearwardly facing V-shaped apex located between the unidirectional blades and a second, rearwardly facing V-shaped apex between the center blade and the counter-rotating side blade. A first V-shaped flow deflector is mounted to the first apex with the first flow deflector pointing downwardly to cause many grass clippings from the first side blade to be directed to the rear discharge opening without passing to the center blade. A second V-shaped flow deflector is mounted to the second apex with the second flow deflector pointing upwardly to disrupt the convergence of the air flows and clipping streams from the center and second side blades to maintain the quality of cut and reduce blow out. | 05-14-2015 |
Tracy Andre, Prairieville, LA US
Patent application number | Description | Published |
---|---|---|
20140146681 | DETECTION AND PREVENTION OF HEAVY CONGESTION IN A WIRELESS NETWORK - Detection and prevention of heavy congestion in a wireless network is disclosed herein. Radio links are monitored and if the number of radio links reaches a first threshold level, one or more network parameters are modified in order shrink a cell footprint and/or to control cell reselection. The monitored radio links can be downlink circuit switched and packet switched radio links. Alternatively or additionally, an uplink noise level can be monitored and if the uplink noise level reaches a second threshold level, the one or more network parameters can be modified, even if the number of radio links are not at the threshold level. | 05-29-2014 |
Ulf Hakan Andre, Hillsborough, NC US
Patent application number | Description | Published |
---|---|---|
20130015924 | RF TRANSISTOR PACKAGES WITH HIGH FREQUENCY STABILIZATION FEATURES AND METHODS OF FORMING RF TRANSISTOR PACKAGES WITH HIGH FREQUENCY STABILIZATION FEATURES - A packaged RF transistor device includes an RF transistor die including a plurality of RF transistor cells, an RF input lead coupled to the plurality of RF transistor cells, an RF output lead, and an output matching network coupled between the plurality of RF transistor cells and the RF output lead. The output matching network includes a plurality of capacitors having respective upper capacitor plates, wherein the upper capacitor plates of the capacitors are coupled to output terminals of respective ones of the RF transistor cells. The plurality of capacitors may be provided as a capacitor block that includes a common reference capacitor plate and a dielectric layer on the reference capacitor plate. The upper capacitor plates may be on the dielectric layer. | 01-17-2013 |
William M. Andre, Ortonville, MI US
Patent application number | Description | Published |
---|---|---|
20100253015 | FLUID-ACTUATED WORKHOLDER WITH A COLLET DRIVEN BY A SOFT AND THIN BLADDER - A workholder to hold a workpiece, including a main body partially defining a fluid chamber, and a bladder carried by the main body with an interference fit, further defining the fluid chamber, and composed of an 80 to 100 durometer Shore A scale hardness polymer of a 12:1 to 18:1 diameter-to-wall-thickness ratio. Annular seals may further define the fluid chamber, and are disposed radially between the bladder and main body and axially adjacent the fluid chamber, and are composed of a 60 to 80 durometer Shore A scale hardness polymer. A collet is carried and driven by the bladder for gripping engagement with the workpiece. | 10-07-2010 |
20110140328 | Hydrostatically Actuated Workholding Apparatus with High Expansion and Recovery Sleeve - A workholding apparatus includes a body, and a workholding sleeve composed of metal and carried by the body. A fluid chamber receives a fluid between the body and the workholding sleeve. Under fluid pressure, the sleeve is radially displaceable and recoverable to a high degree. For example, when displaced under fluid pressure, the sleeve experiences substantially complete and repeatable strain recovery of at least about 2% of its overall cross-sectional area. Preferably, the sleeve is composed of Nitinol. | 06-16-2011 |