Vasishta
Mahesh Ramdas Vasishta, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20140184271 | LOW CLOCK-POWER INTEGRATED CLOCK GATING CELL - In an integrated clock gating (ICG) cell a latch is coupled to a NOR gate. The NOR gate receives an enable signal. The latch is configured to generate a latch output in response to the state of the enable signal. The latch includes a tri-state inverter. A NAND gate is coupled to the latch and the NAND gate is configured to generate an inverted clock signal in response to the latch output and a clock input. | 07-03-2014 |
20150070063 | LOW POWER CLOCK GATED FLIP-FLOPS - A flip-flop that includes a multiplexer configured to generate a multiplexer output. The multiplexer output is generated in response to an input and a scan enable, and is given to a transmission gate. A master latch is coupled to the transmission gate and to a tri-state inverter. The master latch is configured to receive an output of the transmission gate. A slave latch is configured to receive an output of the tri-state inverter and the multiplexer output. A data inverter is coupled to the slave latch. The data inverter is configured to generate a flip-flop output. A half clock gating inverter is configured to generate an inverted clock input in response to a clock input and the multiplexer output. | 03-12-2015 |
Mehesh Ramdas Vasishta, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20130173977 | HIGH DENSITY FLIP-FLOP WITH ASYNCHRONOUS RESET - A master/slave latch includes an input stage, a master latch, a slave latch, and receives an asynchronous clear signal. The input stage is arranged to alternately pass or block a data input signal in response to a clock signal and a gated clock signal. The gated clock signal is the inverse of the clock signal when the asynchronous clear signal is not asserted, and the gated clock signal is not active when the asynchronous clear signal is asserted. The master latch receives and latches the passed data signal in a latched state, clears the latched state in response to the asynchronous clear signal being asserted, and generates a master latch output signal. The slave latch receives and latches the master latch output signal in a latched state. The cleared latched state is passed to the slave latch in response to the asynchronous clear signal being asserted. | 07-04-2013 |
Viju Vasishta, London GB
Patent application number | Description | Published |
---|---|---|
20150223520 | HEATING SMOKEABLE MATERIAL - An apparatus is provided to heat smokeable material ( | 08-13-2015 |
Vishwanath Gopalakrishna Vasishta, Mumbai IN
Patent application number | Description | Published |
---|---|---|
20100197993 | SEQUENTIALLY PROGRAMMED MAGNETIC FIELD THERAPEUTIC SYSTEM (SPMF) - A comprehensive system for inducing cellular regeneration and/or degeneration processes and methods of treatment based on such processes through generating and applying a sequentially programmed magnetic field (SPMF) to the area to be treated. In the case of regeneration and degeneration of cells, the pulsing frequencies are in the range of about 0.1 to about 2000 Hz based on the indication of the disease type which was determined by either the patient's MRI, CT, Ultrasound or other diagnostic information. Methods for treating diseases or conditions that will benefit from regeneration and/or degeneration of cells. For example, methods for treating cancer, arthritis, neuro degeneration conditions, such as the age-related progressive loss of nerve cells, Alzheimer's, Parkinson's, ALS, and Huntington's disease, retinal degeneration, and other damage to sensory systems (e.g., visual, auditory, somatosensory), in stroke, head and spinal trauma, epilepsy, in drug and alcohol abuse, in infectious diseases, in exposure to industrial and environmental toxicants, and, perhaps, in mental disorders and chronic pain. Methods for treating non-healing fractures and other bone disorders are also disclosed. | 08-05-2010 |