Djurdjevic
Alexander Djurdjevic, Zurich CH
Patent application number | Description | Published |
---|---|---|
20100063190 | SILICONE COMPOSITION - The present invention relates to silicone compositions which comprise at least one ketoximosilane-terminated polydiorganosiloxane and also at least one alkoxysilane. These compositions are neutrally crosslinking and combine a low odour with high adhesion and good storage stability. | 03-11-2010 |
20120022209 | STORAGE-STABLE TWO-COMPONENT SILICONE ADHESIVES AND SEALANTS WITH EXTENDED MIXER OPEN TIME - A two-component silicone composition that includes a component A that includes i) at least one hydroxyl-group-terminated polydiorganosiloxane P; ii) at least one catalyst K for the cross-linking of polydiorganosiloxanes; and a component B that includes i′) at least one cross-linking agent for polydiorganosiloxanes. Compositions can be used as adhesives, sealants, coatings or as casting compounds and can be distinguished by a very long shelf life. | 01-26-2012 |
20130245172 | TWO-COMPONENT SILICONE COMPOSITION - The present invention provides a two-component silicone composition including a component A including at least one polydiorganosiloxane P and a component B, wherein one of the two components A and B additionally includes at least one hydrophobic silica and the other of the two components additionally includes at least one additive selected from the group including polyamine, polyether, heteropolyether and polyetheramine. Application of an inventive composition is accompanied or immediately followed by a rise in the viscosity, such that the composition displays improved initial strength and a lower propensity to slump. | 09-19-2013 |
Dusan Djurdjevic, Newcastle GB
Patent application number | Description | Published |
---|---|---|
20100181215 | PACKAGE COMPRISING AN ADHESIVE PERFUME DELIVERY MATERIAL - Product comprising: | 07-22-2010 |
Ivana Djurdjevic US
Patent application number | Description | Published |
---|---|---|
20140233129 | NOISE PREDICTIVE FILTER ADAPTATION FOR INTER-TRACK INTERFERENCE CANCELLATION - Systems, methods, devices, circuits for data processing, and more particularly to systems and methods for adapting noise predictive filters for inter-track interference cancellation in a data processing system. | 08-21-2014 |
Ivana Djurdjevic, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080244359 | Techniques For Correcting Errors Using Iterative Decoding - Techniques are provided for iteratively decoding data recorded on a data storage device. An iterative decoder decodes the data using multiple decoding iterations to correct errors. In multiple iterations of the iterative decoder, a post processing block generates soft information, and a decoder applies a minimum sum decoding algorithm to a low density parity check (LDPC) code to generate extrinsic information based on the soft information and updated soft information. | 10-02-2008 |
20090006930 | Techniques For Generating Bit Reliability Information In The Post Processor - A detector generates a detected sequence, and a post processor generates probability values that indicate the likelihood of a plurality of error events in the detected sequence. The post processor partitions the values into first and second subsets. The post processor selects a first most likely value from the first subset of the values and a second most likely value from the second subset of the values. The post processor generates a bit reliability based on the first and the second most likely values. | 01-01-2009 |
20090006931 | Techniques For Generating Bit Reliability Information In A Post-Processor Using An Error Correction Constraint - Techniques are provided that generate bit reliabilities for a detected sequence. A detector generates the detected sequence. According to one embodiment, a post-processor finds a first set of combinations of one or more error events in the detected sequence satisfying a complete set or a subset of error correction constraints corresponding to the first bit value, finds a second set of combinations of one or more error events in the detected sequence satisfying a complete set or a subset of error correction constraints corresponding to the second bit value, selects a first most likely combination of one or more events of the first set and a second most likely combination of one or more events of the second set, and generates a bit reliability based on the first and the second most likely values. | 01-01-2009 |
20100050053 | ERROR CONTROL IN A FLASH MEMORY DEVICE - Flash memory devices and associated methods are described for controlling data errors in the devices through various forms of decoding, error correction, and wear concentration. To this end, a flash memory device may be partitioned into a plurality of sectors. Data may then be received from, for example, a host processor for storage within the flash memory device. Storage durations of the data are then estimated and the data is stored in the data sectors based on those estimated storage durations. | 02-25-2010 |
20150229337 | MITIGATION OF WRITE ERRORS IN MULTI-LEVEL CELL FLASH MEMORY THROUGH ADAPTIVE ERROR CORRECTION CODE DECODING - An apparatus includes a controller and an adaptive error correction code decoder. The controller may be configured to read data from and write data to a memory device. The controller may be further configured to write data in a two-step process, which includes (i) after writing data to a least significant bit (LSB) page, checking the data stored in the LSB page using a first strength error correction code (ECC) decoding process and (ii) after writing data to a most significant bit (MSB) page associated with the LSB page, checking the data stored in both the LSB and MSB pages using a second strength error correction code (ECC) decoding process. | 08-13-2015 |
20150286421 | READ POLICY FOR SYSTEM DATA OF SOLID STATE DRIVES - An apparatus includes a plurality of memory dies and a controller. The controller may be communicatively coupled to the plurality of memory dies and configured to utilize multiple copies of a root record containing system data during a boot-up process. The multiple copies of the root record are stored using at least two of the plurality of memory dies. | 10-08-2015 |
Ivana Djurdjevic, Milpitas, CA US
Patent application number | Description | Published |
---|---|---|
20140298129 | Generating Partially Sparse Generator Matrix for a Quasi-Cyclic Low-Density Parity-Check Encoder - A method and system for constructing a generator matrix is disclosed. The method includes: receiving a parity check matrix H, wherein the parity check matrix H includes multiple circulant sub-matrices; rearranging the parity check matrix H by column and row permutations to obtain a rearranged parity check matrix H′; and constructing the generator matrix G based on the rearranged parity check matrix H′. | 10-02-2014 |
Ivana Djurdjevic, Marburg DE
Patent application number | Description | Published |
---|---|---|
20120021472 | Method for the Production of Glutaconate - The present invention relates to a novel method for the biocatalytic production of unsaturated dicarboxylic acids by cultivating a recombinant microorganism co-expressing a glutaconate CoA-transferase and a 2-hydroxyglutaryl-CoA dehydratase system. The present invention also relates to corresponding recombinant hosts, recombinant vectors, expression cassettes and nucleic acids suitable for preparing such hosts as well as a method of preparing polyamide or polyester copolymers making use of said dicarboxylic acids as obtained by said biocatalytic production method. | 01-26-2012 |
Nebojsa Djurdjevic, Oakville CA
Patent application number | Description | Published |
---|---|---|
20110178884 | TRUSTED STORED-VALUE PAYMENT SYSTEM THAT INCLUDES UNTRUSTED MERCHANT TERMINALS - A stored-value payment system includes trusted cards and untrusted merchant terminals. Security is enhanced by the card receiving an amount of stored value only upon the card confirming that an amount that is at least equal to the received amount is paid by the card at the terminal. The card may provide to the terminal a verifiable payment record for an amount that is calculated by the card by subtracting the value received by the card from the value paid by the card. Further security features may include a terminal certificate that is updated upon settlement and includes a terminal expiration time, and a card time register that is updated upon a payment transaction with an unexpired valid terminal. | 07-21-2011 |
Sinisa Djurdjevic, Windsor CA
Patent application number | Description | Published |
---|---|---|
20150344411 | Catalytic Method for Dibenzocycloheptane Synthesis and Allocolchicinoid Synthesis - In a non-limiting embodiment, there is provided a compound of formula (I), which may permit for a method or use in treating or preventing a cancer, such as pancreatic cancer or leukemia. In one embodiment, there is also provide a method of preparing a compound of formula (Ia), the method including conducting a cyclization reaction of a compound of formula (III) to obtain a compound of formula (IV), wherein conducting the cyclization reaction comprises conducting a Michael reaction in the presence of a Lewis acid. | 12-03-2015 |
Smilja Djurdjevic, Newcastle Upon Tyne GB
Patent application number | Description | Published |
---|---|---|
20090186798 | Colour-Care Composition - Composition with improved fabric and colour care benefits. The composition comprises dye transfer inhibitor(s) and a silicone. The compositions are suitable for use in laundry treatment processes for improving the colour vibrancy of the fabrics. | 07-23-2009 |