Bitting
Daryl Bitting, Longview, TX US
Patent application number | Description | Published |
---|---|---|
20090182185 | ACETYLENE REMOVAL METHODS AND APPARATUS - The present invention provides a method and apparatus for removing acetylene from a gasoeus mixture comprising hydrogen, methane, ethane, ethylene, acetylene, propane, propylene, butane, butenes, butadiene, and other C4 or higher hydrocarbons. The method of the invention utilizes a front-end acetylene removal unit (“ARU”) located after a charge gas compressor in which acetylene is selectively reduced. The method of the invention achieves selective reduction of acetylene by using a proprietary Chevron Phillips E series palladium based catalyst. The method of the invention also utilizes a novel startup procedure, a novel emergency shutdown procedure, a novel maximum cool down procedure, and a novel carbon monoxide monitoring procedure. | 07-16-2009 |
Donald S. Bitting, Sinking Spring, PA US
Patent application number | Description | Published |
---|---|---|
20110195544 | SOLDER BUMP STRUCTURE FOR FLIP CHIP SEMICONDUCTOR DEVICES AND METHOD OF MANUFACTURE THEREFOR - The invention provides, in one aspect, a semiconductor device that comprises an interconnect layer located over a semiconductor substrate. A passivation layer is located over the interconnect layer and having a solder bump support opening formed therein. Support pillars that comprise a conductive material are located within the solder bump support opening. | 08-11-2011 |
20140015127 | CONTACT SUPPORT PILLAR STRUCTURE FOR FLIP CHIP SEMICONDUCTOR DEVICES AND METHOD OF MANUFACTURE THEREFORE - In one aspect, there is provided a semiconductor device that comprises an interconnect layer located over a semiconductor substrate. A passivation layer is located over the interconnect layer and has a contact support pillar opening formed therein. Contact support pillars that comprise a conductive metal and have a metal extension are located within the opening of the passivation layer. | 01-16-2014 |
Donald Stephen Bitting, Sinking Spring, PA US
Patent application number | Description | Published |
---|---|---|
20090255709 | INTERCONNECT STRUCTURE INCLUDING HYBRID FRAME PANEL - An electronic component includes a base insulative layer having a first surface and a second surface; at least one electronic device having a first surface and a second surface, wherein the electronic device is secured to the base insulative layer; at least one I/O contact located on the first surface of the electronic device; and a frame panel defining an aperture, wherein the electronic device is disposed within the aperture, and the frame panel is a multi-functional structure having a first region comprising a first material, wherein a surface of the first region secures to the base insulative layer; and a second region comprising a second material, wherein the first material and the second material differ from each other and have differing adhesability to the base insulative layer. | 10-15-2009 |
Donald Stephen Bitting, Sinking Springs, PA US
Patent application number | Description | Published |
---|---|---|
20090072393 | Structure and Method for Fabricating Flip Chip Devices - A solder bump structure and an under bump metallurgical structure. An upper surface of a semiconductor substrate comprises a first conductive pad ( | 03-19-2009 |
Doug Bitting, Pleasanton, CA US
Patent application number | Description | Published |
---|---|---|
20130298202 | COMPUTER IMPLEMENTED METHODS AND APPARATUS FOR PROVIDING PERMISSIONS TO USERS IN AN ON-DEMAND SERVICE ENVIRONMENT - Disclosed are methods, devices, and computer readable storage media for providing permissions to users in an on-demand service environment. A server receives criteria indicating characteristics of users and/or permission sets. Selected permission sets can be assigned to identified users. Data indicating the assignment of the permission sets can also be stored. | 11-07-2013 |
20140006441 | COMPUTER IMPLEMENTED METHODS AND APPARATUS FOR DETERMINING USER ACCESS TO CUSTOM METADATA | 01-02-2014 |
20140013400 | COMPUTER IMPLEMENTED METHODS AND APPARATUS FOR MANAGING PERMISSION SETS AND VALIDATING USER ASSIGNMENTS - Disclosed are methods, apparatus, systems, and computer-readable storage media for modifying permission sets and validating permission set assignments to users. In some implementations, a computing device receives a request to create a permission set containing one or more permissions and assign the permission set to a first user. The first user is associated with a first user constraint that defines a first group of permissions available to the first user. The computing device may determine that the permission set to be assigned to the first user does not violate the first user constraint, and may assign the permission set to the first user. | 01-09-2014 |
20140344435 | COMPUTER IMPLEMENTED METHODS AND APPARATUS FOR TRIALS ONBOARDING - Disclosed are methods, apparatus, systems, and computer readable storage media for trials onboarding. A server may receive a request to generate a trial instance of an organization providing data and functionality for a period of time. Data on the request may also be stored. The trial instance may be selected from a template based on an access channel corresponding to the request. | 11-20-2014 |
Douglas C. Bitting, Pleasanton, CA US
Patent application number | Description | Published |
---|---|---|
20110246527 | System, method and computer program product for associating a permission set with one or more users - In accordance with embodiments, there are provided mechanisms and methods for associating a permission set with one or more users. These mechanisms and methods for associating a permission set with one or more users can enable improved access management, increased efficiency, enhanced security, reduced risk, greater governance, least privilege access, greater auditability, etc. | 10-06-2011 |
Rhonda L. Bitting, Durham, NC US
Patent application number | Description | Published |
---|---|---|
20160077097 | METHOD OF ISOLATING CIRCULATING TUMOR CELLS - Provided are methods for detecting or isolating circulating tumor cells (CTCs) in a subject. The methods may include detecting the expression of at least one epithelial mesenchymal transition (EMT) biomarker. Further provided are kits for detecting or isolating CTCs. The kits may include antibodies to at least one EMT biomarker. Further provided are methods of predicting the responsiveness of a subject to a cancer drug, methods of targeting delivery of a cancer drug in a subject, methods of providing a cancer prognosis to a subject, and methods for following the progress of cancer in a subject. | 03-17-2016 |
Ricky Bitting, Fort Collins, CO US
Patent application number | Description | Published |
---|---|---|
20100156525 | Method and System for Tuning Precision Continuous-Time Filters - Described embodiments provide a method for calibrating a continuous-time filter having at least one adjustable parameter. A square-wave signal is filtered by a continuous-time filter having a cutoff frequency less than fs. The filtered signal is quantized at the rate fs. An N-point Fourier transform is performed of the quantized signal into N real output values and N imaginary output values. At least one of the real output values are accumulated to form a real output signal and at least one of the imaginary output values are accumulated to form an imaginary output signal. The real and imaginary output signals are summed to form an output signal, which is then squared. The squared output signal is compared to a comparison value. At least one parameter of the continuous-time filter is adjusted based upon the comparison. The steps are repeated until the squared output signal is approximately the comparison value. | 06-24-2010 |
Ricky F. Bitting, Fort Collins, CO US
Patent application number | Description | Published |
---|---|---|
20090323870 | Identification Circuit with Repeatable Output Code - A comparator receives a first read of voltage differentials from a series of bit cells, compares the first read to a positive voltage offset of a given magnitude, and set bits in a first bit stream to values that are dependent upon whether the voltage differential from a given bit cell is greater than the positive voltage offset. The first bit stream is then stored in a first register. The comparator also receives a second read of the voltage differentials from the series of bit cells, compares the second read to a negative voltage offset of the given magnitude, and sets bits in a second bit stream to values that are dependent upon whether the voltage differential from a given bit cell is greater than the positive voltage offset. The second bit stream is stored in a second register. The comparator then compares the first bit stream to the second bit stream, and set bits in a mask string dependent upon whether the bits in a given position of the first bit stream and the second bit stream are identical. A third register receives the mask string. The comparator additionally receives a subsequent read of the voltage differentials from the series of bit cells, compares the subsequent read to a zero voltage offset, and set bits in a subsequent bit stream to values that are dependent upon whether the voltage differential from a given bit cell is greater than the zero voltage offset. The subsequent bit stream is compared to the mask string, and bits of the subsequent bit stream that are disposed in positions set in the mask string are corrected. | 12-31-2009 |
20100253314 | EXTERNAL REGULATOR REFERENCE VOLTAGE GENERATOR CIRCUIT - Disclosed is an external regulator reference voltage generator circuit that precisely controls the supply voltage applied to core logic to optimize the operational characteristics of the core logic | 10-07-2010 |
20150022169 | FEEDBACK/FEED FORWARD SWITCHED CAPACITOR VOLTAGE REGULATION - A method of controlling a switched capacitor voltage regulator includes modifying a topology factor associated with the switched capacitor voltage regulator in response to a change in output voltage associated with the switched capacitor voltage regulator, thereby maintaining an average output voltage associated with the switched capacitor voltage regulator. The method also includes modifying a loop delay associated with the switched capacitor voltage regulator in response to a change in operational frequency associated with the switched capacitor voltage regulator, thereby reducing ripple amplitude associated with the switched capacitor voltage regulator. A corresponding feedback/feed forward switched capacitor voltage regulator, controller, computer-readable medium, and voltage regulation system are also disclosed. | 01-22-2015 |