Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


DIGITAL CODE TO DIGITAL CODE CONVERTERS

Subclass of:

341 - Coded data generation or conversion

Patent class list (only not empty are listed)

Deeper subclasses:

Class / Patent application numberDescriptionNumber of patent applications / Date published
341051000 Adaptive coding 108
341067000 To or from variable length codes 75
341087000 Unnecessary data suppression 52
341100000 Serial to parallel 51
341107000 To or from code based on probability 42
341064000 To or from number of pulses 33
341101000 Parallel to serial 30
341061000 Data rate conversion 27
341094000 With error detection or correction 27
341106000 Coding by table look-up techniques 26
341059000 To or from run length limited codes 25
341055000 Substituting specified bit combinations for other prescribed bit combinations 24
341060000 To or from packed format 18
341056000 To or from multi-level codes 13
341052000 To or from particular bit symbol 13
341081000 To or from interleaved format 10
341068000 To or from NRZ (nonreturn-to-zero) codes 9
341058000 To or from minimum d.c. level codes 9
341076000 To or from differential codes 8
341095000 Byte length changed 8
341083000 To or from mixed base codes 5
20080238736BINARY-TO-BCD CONVERSION - Disclosed herein are various embodiments of circuitry and methods to convert from a binary value to a BCD value.10-02-2008
20090219180DATA CODING BUFFER FOR ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS - A method includes receiving, at a decoding device, first contents of a buffer, where the first contents of the buffer include at least a first data symbol. The first data symbol is coded into the first contents of the buffer based at least in part on a first radix of the first data symbol. The first data symbol is decoded from the first contents of the buffer. Based at least in part on the first radix of the first data symbol, it is determined whether the first contents of the buffer include a second data symbol. The second data symbol is decoded from the first contents of the buffer if the first contents include the second data symbol.09-03-2009
20100219994SYSTEMS AND METHODS FOR OPTIMIZING BIT UTILIZATION IN DATA ENCODING - In one of many possible embodiments, a system for optimizing bit utilization in data encoding is provided. The exemplary system includes a data processing subsystem configured to identify a total number of unique characters within a set of data, which number represents an original base of representation of the set of data. The data processing subsystem is further configured to convert the set of data to a base of representation that is higher than the original base of representation and then encode the base-converted data with a fixed-length encoding scheme.09-02-2010
20100219993EFFICIENT CODING OF INTEGERS IN NON-POWER-OF-TWO RANGES - Coding efficiently in non-power-of-two ranges. Coding is performed in an N-bit system, where certain codes are represented with N bits and other codes are represented with (N+1) bits. An example is where the other codes may have an N-bit representation used to represent multiple values, with the additional bit being disambiguation information provided to distinguish the codes having multiple values. Thus, N bits are used to represent most codes, and an extra bit is used to represent other codes. The number of bits per element used for representing a sequence is, on average, close to a theoretical minimum for N-bits.09-02-2010
20100289675Method of transforming geographic coordinate - A method of transforming a geographic coordinate to a geographic location code includes the steps of: retrieving a latitude value and a longitude value of the geographic coordinate; quantizing the latitude value to a first integer value; quantizing the longitude value to a second integer value; converting the first integer value to a first code string, said first code string including a first digit representing a non-numeric character, a second digit representing a non-numeric character, and a third digit representing a numeric character; converting the second integer value to a second code string, said second code string including a fourth digit representing a non-numeric character, a fifth digit representing a non-numeric character, and a sixth digit representing a numeric character; and combining the first code string and the second code string to obtain the geographic location code having a fixed pattern of radix in a mixed radix notation system representation.11-18-2010
341063000 To or from bit count codes 5
20100085220LOW-POWER ASYNCHRONOUS COUNTER AND METHOD - Design techniques for a low-power asynchronous counter. In an exemplary embodiment, the clock inputs and signal outputs of a plurality of flip-flops are serially concatenated to implement an asynchronous counting mechanism. The signal outputs of the plurality of flip-flops are sampled by successively delayed versions of a reference signal. Further design techniques for generating successively delayed versions of the reference signal are disclosed. In an exemplary embodiment, the asynchronous counting techniques may be utilized in a high-speed counter for a digital-phase locked loop (DPLL).04-08-2010
20080238731METHOD AND APPARATUS FOR DEBINARIZATION OF DIGITAL VIDEO DATA DURING DECODING - A debinarizer and a hardware-based method for debinarizing a binary bit stream into symbols comprising predefined binary sequences are disclosed in which predefined binary sequences and their corresponding symbols are represented as tree structures. A binary sequence is debinarized by traversing one of the tree structures to determine a corresponding symbol. Similar tree structures may be combined to form a single tree structure. The tree structures may be implemented as a finite state machine.10-02-2008
20100265110CONVERSION OF BIT LENGTHS INTO CODES - Various embodiments are provided to reduce a processing time taken when plural bit lengths each assigned to plural strings are converted into plural codes. In one exemplary embodiment, in response to input of the plurality of bit lengths, a number of strings assigned each of the bit lengths, a bit length assigned to each of the strings, and a sequence number of each string in a group of strings assigned each of the bit lengths are recorded. A plurality of base codes are generated on the basis of the numbers of the strings recorded by the recording unit, the base codes each being a code used as a base for codes having the same one of the bit lengths. A plurality of codes is generated by performing in parallel a plurality of processes respectively for the plurality of strings.10-21-2010
20110025533ENCODING DATA WITH MINIMUM HAMMING WEIGHT VARIATION - M-bit data are encoded into n-bit data such that the encoded n-bit data has a sufficient number of encoded data patterns enough to encode the number (202-03-2011
20080224904GRAY CODE COUNTER AND DISPLAY DEVICE THEREWITH - There is offered a Gray code counter with which a delay time of a critical path is reduced and a fast operation is made possible. A first Gray code bit Q09-18-2008
341096000 To or from constant distance codes 4
20100134332ENCODING A GRAY CODE SEQUENCE FOR AN ODD LENGTH SEQUENCE - A method an apparatus is provided to generate a gray code sequence from a sequence of binary values having a length “L”. Accordingly, one aspect of the present invention provides a circuit comprising a cycle flag toggle circuit configured to toggle a cycle flag between a first value and a second value, an intermediate value generator coupled to an output of the cycle flag toggle circuit configured to receive the binary value, and configured to generate an intermediate value from the cycle flag and the binary value, and a binary to gray converter coupled to an output of the intermediate value generator, configured to convert the intermediate value to a gray code.06-03-2010
20090295608GENERATING A GRAY CODE FOR AN ODD LENGTH SEQUENCE USING A VIRTUAL SPACE - Methods for generating Gray count for an odd length sequence using a virtual space. More than one set of Gray codes can be generated for a given odd multiple virtual domains that assists in achieving more robust systems which are fault tolerant. Broadly contemplated herein is the use of a simple and elegant algorithm which is less complex and uses only an N-bit sequence.12-03-2009
20110156935APPARATUS AND METHOD FOR SIMPLIFYING DIGITAL-TO-ANALOG CONVERTER CIRCUITRY USING GRAY CODE - For high resolution resistor string DACs, a resistor string is placed in an array of columns and rows, each resistor tap is connected to a switch network, and a decoder is used to select switches to be closed such that sub-DAC voltage comes from the resistor taps connected to the selected switches. The voltages from each row of the resistor string are fed into a multiplexer, wherein the multiplexer produces an output voltage. A method and apparatus are disclosed for implementing the reflective nature of Gray code to design a DAC such that all the switches in a column of the resistor string may be controlled with only one control signal, thereby reducing extra routing costs, surface area, and dynamic power consumed by the circuit.06-30-2011
20120075126EMI REDUCTION WITH SPECIFIC CODING OF COUNTER SIGNALS - Apparatuses and a method for transmitting a counter signal in an imaging system are provided. Counter states of the counter signal are Gray coded to Gray coded counter states before transmission. Every second Gray coded counter state is inverted to an inverted counter state. The Gray coded counter states inverted in every second counter state are transmitted and are decoded on receipt.03-29-2012
341079000 Tree structure 3
20100013682Method for generic encoding, decoding and processing of protocol data units (PDUS) - Devices using communication protocols encode, decode, process and display protocol data units (PDUS) using PDU specific procedures. This invention discloses a generic method to encode, decode, process and display the PDUS. A generic codec library provides generic encode, decode, process and display procedures. These generic procedures understand the PDU specific formats using the coding rules of the PDUS. The coding rules for PDUS are generated by a compiler tool from PDU definitions. Compiler parses PDU definitions specified in formal notation and generates the coding rules. These coding rules contain the information about PDU fields including names of the fields, types of the fields and size of the fields. This generic method supports mandatory fields, optional fields and variable length fields. This generic library in addition to encode, decode, display also process the PDUS to validate against the expected values for specified fields. The expected values are also specifiable in formal notation either as simple values or as run time expressions.01-21-2010
20120306670COMPRESSION MATCH ENUMERATION - In embodiments of compression match enumeration, a suffix array can be generated that is representative of data sequences stored in a memory buffer. The suffix array can then be converted into a trie structure that overwrites the suffix array in the memory buffer as the trie structure is generated in-place of the suffix array. The trie structure includes nodes that each represent one or more suffixes of the suffix array, where each consecutive suffix is either grouped with an existing node in the trie structure or added as a new node of the trie structure. Data sequence matches can then be enumerated as determined from the trie structure.12-06-2012
20120119927METHODS AND DEVICES FOR CREATING, COMPRESSING AND SEARCHING BINARY TREE - Methods and devices for creating, compressing and searching a binary tree are provided by the present disclosure, which relates to t he field of traffic classification. Binary tree compression includes: determining a number of a compression layer or a number of an intermediate node, compressing a binary tree according to the number of the compression layer or the number of the intermediate node to form at least one compression node, and creating a bitmap of the compression node. Therefore, the depth of the decision tree is reduced, the search speed is increased, rule expansion is avoided, and rule replication is reduced.05-17-2012
341102000 To or from "N" out of "M" codes 3
20080278357Data Conversion Diagnostic Bit In A Data Converter - A data converter (11-13-2008
20090219181METHOD AND DEVICE FOR TRANSMITTING AND RECEIVING SIGNALS - The present invention relates to the field of wireless communications and discloses wireless signal transmission and reception methods and devices, thus more information can be transmitted via a fixed resource block. In the present invention, at the transmitter side, information for transmission is divided into an n-bit part and an m-bit part, the n-bit part being taken as information borne in a physical resource and a corresponding mapping mode is selected in accordance with the m-bit part; at the receiver side, a sequence carrying a received signal is de-mapped according to all possible mapping modes of the received signal and transmitted information is derived from an optimum signal sequence resulting from de-mapping and corresponding mapping mode.09-03-2009
20110260895CODE MAPPING METHOD APPLIED TO DIGITAL-TO ANALOG CONVERTER - A code mapping method includes: providing M bits of digital input codes; checking the 110-27-2011
341089000 Reversible converters 2
20100271243N-State Ripple Adder Scheme Coding with Corresponding N-State Ripple Adder Scheme Decoding - Methods and apparatus for implementing an n-state ripple-adder scheme coder with n≧2 using an n-state reversible switching function and a non-reversible n-state switching function acting upon a first and a second word of at least 2 n-state symbols are disclosed. Corresponding decoding methods and apparatus are also disclosed. A resulting codeword may be a codeword which can be decoded by using the identical or different n-state switching functions in a corresponding ripple adder scheme decoder. Feistel networks and LFSRs apply the coding and decoding. Systems using the coding and decoding methods may be communication, storage and/or financial systems.10-28-2010
20090146851N-State Ripple Adder Scheme Coding with Corresponding N-State Ripple Adder Scheme Decoding - Methods and apparatus for implementing an n-state ripple-adder scheme coder with n≧2 using an n-state reversible switching function and a non-reversible n-state switching function acting upon a first and a second word of at least 2 n-state symbols are disclosed. Corresponding decoding methods and apparatus are also disclosed. A resulting codeword may be a codeword which can be decoded by using the identical or different n-state switching functions in a corresponding ripple adder scheme decoder. Feistel networks and LFSRs apply the coding and decoding. Systems using the coding and decoding methods may be communication, storage and/or financial systems.06-11-2009
341090000 To or from alphanumeric code formats 2
20130120168SYSTEMS AND METHODS FOR LOAD BALANCING AND VIRTUAL PRIVATE NETWORKING FOR SMS CENTER - The present disclosure is directed towards systems and methods for compressing messages, such as Short Message Service (SMS) or text messages between fixed or mobile devices through communications networks. The data of, for example, SMS messages is compressed and forwarded through a communication network to an appliance having a processing unit. The appliance decompresses the message and controls its delivery through network communication devices, where the decompressed SMS message is forwarded to its destination.05-16-2013
20100302078EFFICIENT ENCODING AND DECODING OF MIXED DATA STRINGS IN RFID TAGS AND OTHER MEDIA - An encoding method comprises generating a character map of an alphanumeric character string, identifying runs of like character type symbols in sequential positions, and removing the runs of character type symbols from the character map. The center for the center infix run is determined, and the characters of each character type are encoded into binary encoded substrings. A decoding method comprises parsing the one or more run fields in the alphanumeric header to determine a number of characters of each type of a plurality of character types represented in the binary encoded string, generating a character map having a string of character type symbols representing the binary encoded string, including determining a reduced character map, centering the character type symbols for a center infix run about the center of the reduced character map, completing a final character map, and decoding each binary encoded string.12-02-2010
341080000 To or from fibonacci codes 2
20090115647MODULATION CODING AND DECODING - Methods and apparatus are provided for modulation coding a stream of binary input data. A 4-ary enumerative encoding algorithm is applied to the input bit-stream to produce a succession of 4-ary output symbols. The 4-ary algorithm is operative to simultaneously encode respective generalized Fibonacci codes in the odd and even interleaves of the input bit-stream. The bits of each successive 4-ary output symbol are then interleaved, producing an output bit-stream which has global and interleaved run-length constraints. Inverting the bits of the 4-ary output symbols produces an output bit-stream with (G, I)-constraints as in the PRML (G, I) codes used in reverse-concatenation modulation systems. Corresponding decoding systems are also provided.05-07-2009
20090115648MODULATION CODING AND DECODING - Methods and apparatus are provided for partitioning a stream of binary input data into two binary output streams for supply to respective modulation encoders in a modulation coding system. A 4-ary enumerative encoding algorithm is applied to each of a succession of input words in the input bit-stream to produce a succession of 4-ary output symbols from the input word. The 4-ary algorithm simultaneously encodes respective j=∞ Fibonacci codes in the odd and even interleaves of the input word such that the two bit-sequences formed by respective corresponding bits of the succession of output symbols are range-limited codewords. The two binary output streams are then produced by separating the two range-limited codewords generated from each successive input word. The binary output streams can then be independently encoded by respective modulation encoders, and the encoder outputs interleaved to produce a modulation-constrained output stream. Corresponding decoding systems are also provided.05-07-2009
341105000 Decimal to binary 1
20100026534DIGITAL SIGNAL DECODING METHOD - A computer-implemented method to decode a digital signal includes following steps. A micro control unit (MCU) receives a digital signal. The MCU reads a low voltage period of the digital signal and stores a time duration of the low voltage period into a first register as a value TL. The MCU reads next high voltage period of the digital signal and stores a time duration of the high voltage period into a second register as a value TH. The MCU reads the value TL of the first register and the value TH of the second register, and computes a ratio TR=TH/TL. The MCU compares the ratio TR with two predetermined values M and N, if TR=M, the decoded result is a logical “1.” If TR=N, the decoded result is a logical “0.”02-04-2010
341062000 BCD (binary-coded-decimal) to or from decimal 1
20110279292GLITCH FREE DYNAMIC ELEMENT MATCHING SCHEME - A dynamic element matching (DEM) scheme is implemented in a crawling code generator for converting a b-bit binary input code into a (211-17-2011
341088000 Multiple conversions using same converter 1
20130141257TURBO DECODER METRICS INITIALIZATION - Disclosed are various embodiments that provide turbo decoding implemented as at least a portion of baseband processing circuitry. A turbo decoder may obtain a data block associated with a transmission time interval, the data block comprising a sequence of bits, the data block being encoded according to a coding rate. An alpha operation is performed on the data block for a first decoding iteration to generate first alpha decode data, the alpha operation for the first decoding iteration being performed continuously. An alpha operation is performed on the data block for a second decoding iteration to generate second alpha decode data, the alpha operation for the second decoding iteration being performed according to a set of alpha evaluation windows. The initialization of the alpha windows during the second alpha decode may be derived from the alpha state data that is stored in memory from the first alpha decode.06-06-2013
341093000 Complementers 1
20120154184WIRELESS COMMUNICATIONS SYSTEM WITH SECONDARY SYNCHRONIZATION CODE BASED ON VALUES IN PRIMARY SYNCHRONIZATION CODE - A wireless communication system. The system comprises transmitter circuitry (BST06-21-2012
Entries
DocumentTitleDate
20100117872NOISE SHAPING TIME TO DIGITAL CONVERTER - According to an embodiment of a time to digital converter, the time difference between a signal of interest and a reference signal is measured by operating a digitally controlled oscillator at a first frequency during a first portion of the reference signal period and changing the operating frequency from the first frequency to a second frequency during the reference signal period as a function of the time difference between the signal of interest and the reference signal. The time to digital converter continuously counts how many signal transitions occur at an output of the digitally controlled oscillator during the reference signal period. The time difference between the signal of interest and the reference signal is estimated based on the number of signal transitions counted during the reference signal period.05-13-2010
20130033389DATA VALUE OCCURRENCE INFORMATION FOR DATA COMPRESSION - A method for generating occurrence data of data values for enabling encoding of a data set includes determining occurrences of data values in a first data batch and determining occurrence count information for a first number of most frequent data values in the first data batch, the occurrence count information identifying the most frequent data values and their occurrence counts. The method also includes generating for rest of the data values in the first data batch at least a first histogram having a second number of buckets and merging the occurrence count information of the first data batch with occurrence count information of a second data batch. The method further includes merging the first histogram of the first data batch to a merged histogram corresponding to the second data batch and processing a next data batch as a first data batch until the data set to be encoded is processed.02-07-2013
20090045987METHOD AND APPARATUS FOR ENCODING/DECODING METADATA - A method for encoding metadata having a plurality of symbols is provided. The encoding method includes: determining an indication of a previously encoded symbol having substantially same symbol data as that of a current symbol that is to be encoded and encoding the current symbol based on the previously encoded symbol.02-19-2009
20130057416DIGITAL SIGNAL CONVERTER AND METHOD OF CONVERTING DIGITAL SIGNAL - There are provided a digital signal converter and a method of converting a digital signal. The digital signal converter includes: a signal reception unit analyzing a digital input signal received according to a first form; a signal output unit transmitting a digital output signal according to a second form, different from the first form; and a controller converting the digital input signal received according to the first form into a digital output signal to be transmitted according to the second form, wherein the controller controls a power level of the digital output signal according to power supply methods of the first and second forms. Signal transmission and reception methods according to various interfaces may be provided in a limited form factor by adjusting the standard and coding of a digital signal transmitted and received through different interfaces and as to whether to supply power.03-07-2013
20090267810EFFICIENT CODING OF SMALL INTEGER SETS - Techniques for coding integer sets are described herein. According to one embodiment, for each data range of parameters to be encoded, a number of bits required to represent a maximum parameter among the parameters in each data range is determined, including a first number of bits and a second number of bits corresponding to the first and second data ranges. Each parameter in the first data range is encoded using the first number of bits and each parameter in the second data range is encoded using the second number of bits, where the data stream further includes a value representing the first number of bits and the data stream is to be decoded by a decoder using the value representing the first number of bits to recover the first number of bits and the second number of bits, which are used to recover each parameter from the data stream.10-29-2009
20090009369Data identification method and apparatus - Disclosed herein is a data identification method for identifying, from within a readout signal from a recording medium on or in which user data of k bits are recorded using a recording modulation code wherein m bits from among n bits which compose one codeword have a value of “1” while the remaining n-m bits have another value of “0”, the data, n and m being integers including, a first step of delimiting the readout signal in a unit of a codeword and adding, with regard to one of the n-bit codewords obtained by the delimiting, an amplitude of the readout signal of the bits of “1” to 201-08-2009
20120235839Data Interface Circuit - In an illustrative embodiment, a data interface circuit is provided. The data interface circuit comprises data sources, input blocks, a space switch, output blocks and a multi-core processor. The data interface circuit allows data provided in different voltage ranges and sampling frequencies to be transmitted to the appropriate core in the multi-core processor via the switch. Data conversion elements in the input blocks convert data from the data sources and having varying voltage ranges and sampling frequencies into data having a voltage range and sampling frequency suitable for the space switch. Analogously, data conversion elements in the output blocks convert data from the space switch into data having a voltage range and sampling frequency suitable for the corresponding core in the multi-core processor. In one embodiment, level shifters and FIFO buffers are used in the input blocks and output blocks.09-20-2012
20130214943LOW BIT RATE SIGNAL CODER AND DECODER - An improved mixed oscillator-and-external excitation model and methods for estimating the model parameters, for evaluating model quality, and for combining it with known in the art methods are disclosed. The improvement over existing oscillators allows the model to receive, as an input, all except the most recent point in the acquired data. Model stability is achieved through a process which includes restoring unavailable to the decoder data from the optimal model parameters and by using metrics to select a stable restored model output. The present invention is effective for very low bit-rate coding/compression and decoding/decompression of digital signals, including digitized speech, audio, and image data, and for analysis, detection, and classification of signals. Operations can be performed in real time, and parameterization can be achieved at a user-specified level of compression.08-22-2013
20090153375ADJUSTING SOFT VALUES TO REDUCE BIAS - A method is described for adjusting soft values in a code block prior to decoding. A count of saturated soft values in a code block is determined and one or more of the soft values in the code block are adjusted based on the count of saturated soft values. The count may be determined by incrementing the count for each positive saturated soft value and decrementing the count of each negative saturated soft value. The soft values may be adjusted by adding an offset computed based on the count to the soft values.06-18-2009
20090146849MULTI-MODE MULTI-PARALLELISM DATA EXCHANGE METHOD AND DEVICE THEREOF - A multi-mode multi-parallelism data exchange method and the device thereof are proposed to apply to a check node operator or a bit node operator. The proposed method comprises the steps of: duplicating part or all of an original shift data as a duplicated shift data; combining the original shift data and the duplicated shift data to form a data block; and using a data block as the unit to shift this data block so as to conveniently retrieve shift data from the shifted data block. With a maximum z factor circuit and duplication of part of data, specifications of different shift sizes can be supported. The functions of shifters of several sizes can therefore be accomplished with the minimum complexity.06-11-2009
20080211701PROCESS AND DEVICES FOR TRANSMITTING DIGITAL SIGNALS OVER BUSES AND COMPUTER PROGRAM PRODUCT THEREFORE - Digital signals are transmitted on a bus at given instants selectively in a non-encoded format and an encoded format. The decision whether to transmit the signals in non-encoded format or in encoded format is taken in part, based on a comparison of the signal to be transmitted on the bus for an instant of the aforesaid given instants with the signal transmitter on the bus for the preceding instant, so as to minimize switching activity on the bus.09-04-2008
20090295606APPARATUS FOR ENHANCING PACKET COMMUNICATION - An apparatus for enhancing packet communication is disclosed. In one embodiment, the apparatus includes an encoder configured to convert input data to a binary coded base system of an augmented code employing a base of an original code used for coding the input data, wherein the augmented code employs more symbols for coding than the original code, the encoder including: (1) an adder configured to add the input data to a multiplication product to generate a base sum that is binary-coded in the augmented code, (2) a multiplier configured to multiply an accumulated value by a base of the original code to provide the multiplication product that is binary-coded in the augmented code, and (3) an accumulator configured to employ the base sum to provide an accumulated value as an output for the encoder, wherein the accumulated value is binary-coded in the augmented code to represent the input data.12-03-2009
20100201548PARALLEL DATA OUTPUT CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE - A CPU outputs digital data from a built-in RAM to a buffer in response to a request from the buffer. The buffer has a FIFO configured of a plurality of stages, each stage of the FIFO is capable of storing one unit (10 bits) of digital data, the buffer as a whole is capable of storing digital data in number of units equivalent to the number of configured stages. A register captures digital data stored inside the buffer by each unit in synchronous with an output control clock. The digital data stored in the register is outputted to a parallel DAC as data for D/A conversion. A WR signal output timer generates a writing control signal having one shot pulse of “L” in synchronous with the output control clock.08-12-2010
20080272939Method and apparatus for processing character streams - One embodiment of the present invention is a computer readable medium comprising a program for controlling a computer to execute a method for processing a character stream, the method including: (a) forming, responsive to the character stream, a plurality of parallel property bit streams wherein each of the parallel property bit streams comprises bit values of a particular property associated with data values of the character stream; and (b) processing the parallel property bit streams.11-06-2008
20090040079CALIBRATING REPLICA DIGITAL-TO-ANALOG CONVERTERS - A system includes a first digital-to-analog converter (DAC), a replica DAC, a control module, and a calibrating DAC. The first DAC receives a first input and generates a first analog output based on the first input. The replica DAC receives the first input and generates a replica analog output based on the first input. The control module generates a first control based on the first input. The calibrating DAC generates a calibration analog output based on the first control. The calibration analog output adjusts the replica analog output.02-12-2009
20080258943Method and Apparatus for Signal Processing and Encoding and Decoding Method, and Apparatus Therefor - An apparatus for processing a signal and method thereof are disclosed. Data coding and entropy coding are performed with interconnection, and grouping is used to enhance coding efficiency. The present invention includes the steps of obtaining data corresponding to a plurality of data coding schemes and deciding an entropy table for at least one of a pilot reference value and a pilot difference value included in the data using an entropy table identifier unique to the data coding scheme and entropy-decoding at least one of the pilot reference value and the pilot difference value using the entropy table.10-23-2008
20080258942SIGMA-DELTA MULTIPLIER, PHASE-LOCKED LOOP WITH EXTENDED TUNING RANGE AND METHODS FOR GENERATING RF SIGNALS - Embodiments of sigma-delta multiplier, phase-locked loop with extended tuning range and methods for generating an RF signal are generally described herein. Other embodiments may be described and claimed. In some embodiments, a sigma-delta modulator generates an output bit stream based on an input word, multiply logic multiplies values of the output bit stream by a predetermined value, and an offset adder adds the multiplied values of the output bit stream to an offset value for use in generating a divided-frequency signal. The range of values of the input word may be reduced allowing the sigma-delta modulator to operate within a more central portion of its operating range.10-23-2008
20090079596PARALLEL DATA OUTPUT CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE - A CPU outputs digital data from a built-in RAM to a buffer in response to a request from the buffer. The buffer has a FIFO configured of a plurality of stages, each stage of the FIFO is capable of storing one unit (03-26-2009
20090128377Incremental Redundancy With Resegmentation - Different transmissions based on different content blocks which were segmented from the same digital content according to different segmentation schemes, where each of the content blocks has any substring in common with at least one of the other content blocks, are received by a receiving radio communication station, for example a mobile telephone or a mobile network base station. Certain encoded received bits derived from different ones of the transmissions are combined into combined bits. Other encoded received bits derived from one or more of the different transmissions are provided together with the combined bits to a decoder.05-21-2009
20090195419MEMORY CODE GENERATOR - The invention provides a memory code generator. In one embodiment, the memory code generator comprises a code memory, a preparation buffer set, and a correlation buffer set. The code memory stores code data. The preparation buffer set retrieves a first code segment of the code data from the code memory, and shifts the first code segment to obtain a second code segment with a desired code phase required by the correlation buffer set. The correlation buffer set loads the second code segment from the preparation buffer set, and provides a correlation code for correlation according to the second code segment. The preparation buffer set prepares the second code segment corresponding to a subsequent correlation when the correlation buffer set is providing the correlation code for a current correlation according to the first code segment.08-06-2009
20120068864METHOD AND APPARATUS FOR ENCODING BASED ON A LINEAR BLOCK CODE - A method and apparatus for encoding based on a linear block code, and a method and apparatus for generating a linear block code are provided. The method for encoding based on a linear block code includes: generating a linear block code; and encoding an information sequence with an encoding matrix of the linear block code to obtain a bit stream sequence. The linear block codes have a good minimum distance characteristic, so that the error correction performance is improved.03-22-2012
20090085779Data Encoding/Decoding Method and Related Device Capable of Lowering Signal Power Spectral Density - A data encoding and decoding method capable of lowering signal power spectral density for a binary data transmission system is disclosed. The data encoding method includes receiving binary data, performing adaptive mode tracking encoding for the binary data to generate a first encoding result, performing bit stuffing encoding for the first encoding result to generate a second encoding result, performing bit stationary state resuming encoding for the second encoding result to generate a third encoding result, and outputting the third encoding result.04-02-2009
20090021403METHOD AND SYSTEM FOR REDUCING CONTEXTS FOR CONTEXT BASED COMPRESSION SYSTEMS - For context based compression techniques, for example Context Based YK compression, a method and system for grouping contexts from a given context model together to create a new context model that has fewer contexts, but retains acceptable compression gains compared to the context model with more contexts is provided. According to an exemplary embodiment a set of files that are correlated to the file to be compressed (hereafter called training files) are read to determine, for an initial context model, the empirical statistics of contexts and symbols. In some embodiments, this includes determining the estimated joint and conditional probabilities of the various contexts and symbols (or blocks of symbols). The initial context model is then reduced to a desired number of contexts, for example, by applying a grouping function g to the original set of contexts to obtain a new and smaller set of contexts. In some embodiments the step of applying a grouping function comprises iteratively grouping a pair of contexts together to form a grouped context, wherein each grouped context represents a local minimum based on the empirical statistics.01-22-2009
20110140936System for Text Acquisition, Transformation and/or Database Load - One embodiment of the present invention is a text acquisition system that includes: (a) a character stream application module; (b) a parallel property bit stream module; (c) an analysis module; (c) a character stream generator; and (d) a database.06-16-2011
20100156679LINEARIZED OPTICAL DIGITAL-TO-ANALOG MODULATOR - A modulator device for converting digital data into modulation of an optical signal includes an electronic input for receiving an input data word of N bits and an electrically controllable modulator for modulating the intensity of an optical signal, the modulator including M actuating electrodes where M≧N. An electrode actuating device, most preferably a digital-to-digital converter, operates actuating electrodes so that at least one electrode is actuated as a function of values of more than one bit of the input data word. According to an alternative, or supplementary, aspect of the invention, the set of electrodes includes at least one electrode having an effective area which is not interrelated to others of the set by factors of two. In one preferred implementation, a Mach-Zehnder modulator also provides phase modulation to give QAM functionality. Another implementation employs a semiconductor laser.06-24-2010
20110057818Apparatus and Method for Encoding and Decoding Signal - Encoding and decoding apparatuses and encoding and decoding methods are provided. The decoding method includes extracting a plurality of encoded signals from an input bitstream, determining which of a plurality of decoding methods is to be used to decode each of the encoded signals, decoding the encoded signals using the determined decoding methods, and synthesizing the decoded signals. Accordingly, it is possible to encode signals having different characteristics at an optimum bitrate by classifying the signals into one or more classes according to the characteristics of the signals and encoding each of the signals using an encoding unit that can best serve the class where a corresponding signal belongs. In addition, it is possible to efficiently encode various signals including audio and speech signals.03-10-2011
20080231479Arrangements for encoding and decoding digital data - A method for encoding data is disclosed. The method can include receiving a first bit segment (K−1 bits) from a bit stream, storing the first bit segment, initializing an encoder with the first bit segment, start encoding and transmitting from the K09-25-2008
20100295710METHOD AND APPARATUS FOR ENCODING BASED ON A LINEAR BLOCK CODE - A method and apparatus for encoding based on a linear block code, and a method and apparatus for generating a linear block code are provided. The method for encoding based on a linear block code includes: generating a linear block code; and encoding an information sequence with an encoding matrix of the linear block code to obtain a bit stream sequence. The linear block codes have a good minimum distance characteristic, so that the error correction performance is improved.11-25-2010
20100302076Method and Apparatus for Character Stream Transcoding - One embodiment of the present invention is an apparatus that transcodes an n code unit block of UTF-8 input data in the form of eight parallel n-bit segments of u8-indexed bit streams u8bit0 through u8bit7 into UTF-16 output data in the form of sixteen parallel n-bit segments of u16-indexed bit streams u16bit0 through u16bit15 where n is 4 or more.12-02-2010
20110018745COMPRESSION/DECOMPRESSION APPARATUS AND COMPRESSION/DECOMPRESSION METHOD - A compression/decompression apparatus according to the present invention divides a transfer data amount per cycle, and after allocating compressed data in a predetermined amount of at least two sub-block data elements of a plurality of compressed sub-block data elements to each segmented region, combines elements of compressed data in respective segmented regions to generate transfer data, and the compression/decompression apparatus decompresses compressed data of read transfer data allocated to each segmented region in parallel and performs address conversion so that the compressed data is arranged at an original position in block data.01-27-2011
20090027239CODER AND A METHOD OF CODING FOR CODES HAVING A REPEATED MAXIMUM TRANSITION RUN CONSTRAINT OF 2 - Presently known codes have long trains consisting of consecutive 2T runs that reduce the performance of the bit detector. By using a code with an RMTR constraint of 2 an improvement in the bit detection is achieved. A code constructed in a systematic way that provides an RMTR constraint of 2 is presented. Several variations of such a code are disclosed where one or more sub-codes are used, where coding states are divided into coding classes and where code words are divided into code word types. Then, for a given sub-code, an code word of type t can be concatenated with an code word of the next sub-code if said subsequent code word of said next sub-code belongs to one of coding states of the coding class with index T01-29-2009
20090027238Apparatuses and methods for encoding and decoding - A code encoding apparatus includes a delay circuit and a code generator. The delay circuit generates delayed information based on p-bit input information received in parallel. The delayed information is generated according to a clock. The code generator generates n·p-bit code based on at least one of the input information and the delayed information, where n is a rational number.01-29-2009
20130194112METHOD OF PROCESSING DATA SAMPLES AND CIRCUITS THEREFOR - The present invention relates to data manipulation and in particular incrementing, decrementing and comparing binary coded numbers, notably the manipulation of thermometer codes and the performance of arithmetic operations thereon. A method of processing data is provides which comprises receiving a series of data samples, each sample being represented as an N-bit thermometer code, wherein the most significant bit thereof represents the sign of the data sample value Y(n) and the remaining N−1 bits represent the magnitude of the data sample and executing a predetermined sequence of arithmetic operations directly on the series of N-bit thermometer code data samples to determine one of two values for each data sample, without any recoding of the thermometer code data samples.08-01-2013
20110148672TRANSITIONING DIGITAL DATA PROCESSORS BETWEEN POWER SAVINGS AND NON-POWER SAVINGS MODES - A sink may be to used to process multimedia digital data. The sink may include a plurality of input ports, an output port, a switchably-enabled selector to select an input port from a plurality of HDMI input ports to couple to an output port, a control circuit to detect encrypted data in a channel of the input ports; and a plurality of decryption engines. Each of the decryption engines may be coupled to respective input ports to synchronize with a corresponding encryption engine of a data source after the control circuit detects encrypted data in the channel of the respective input port. Additional circuitry may be included to operate the sink in a power saving mode. Also, methods for processing the data in both power saving and non-power saving modes.06-23-2011
20110050467Noise-Shaped Scrambler for Reduced Out-of-Band Common-Mode Interference - Class-D amplifiers have evolved from using binary pulse-width modulation (PWM) modulators to three-level PWM modulators. Three-level PWM drivers for audio applications offer the benefits of eliminating costly elements at the output of an audio system. However, they also introduce increased common-mode interference. Three-level PWM generates three states, but one state has two interchangeable representations which can be scrambled in order to shape the common-mode output spectrum.03-03-2011
20120001776SYSTEMS AND METHODS FOR COMPRESSING DATA AND CONTROLLING DATA COMPRESSION IN BOREHOLE COMMUNICATION - Systems and methods compress data and control data compression in borehole communication. The systems and methods convert original data collected by a sensor from a first domain into a second domain, wherein the original data is associated with one or more properties of an underground formation. A predetermined number of significant coefficients is selected from components of the second domain, wherein the predetermined number of significant coefficients are components of the second domain with largest amplitudes. The selected predetermined number of significant coefficients is quantized via an quantization technique and the selected predetermined number of significant coefficients is encoded into compressed data via an encoder.01-05-2012
20120007752METHOD AND APPARATUS FOR ENCODING/DECODING METADATA - Provided are a meta data encoding/decoding method and apparatus. The meta data decoding method includes decoding a media signal containing a media object, and decoding meta data corresponding to the media object. During the decoding of the meta data signal, decoding of the meta data is skipped when the meta data that is to be decoded is identical to already decoded meta data.01-12-2012
20120026019DRIVING CIRCUIT OF LIGHT EMITTING DIODE, DECODING CIRCUIT AND DECODING METHOD THEREOF - A driving circuit, a decoding circuit and a decoding method thereof are provided. The decoding circuit includes an oscillator and a decoder including a frequency determining unit and a decoding unit. The frequency determining unit receives a clock signal and a data signal which is corresponding to DMX512 protocol, and samples one slot of the data signal according to the clock signal to generate a sample number corresponding to a slot period of the slot. Then, the frequency determining unit outputs a reference signal corresponding to the frequency of the clock signal according to the sample number. The decoding unit samples the data signal according to the clock signal and the reference signal to decode data carried on the data signal. The decoding circuit is able to sample the data signal correctly without disposing any external frequency adjusting element.02-02-2012
20120154183MULTI-VARIABLE MULTI-WIRE INTERCONNECT - A method is described for encoding N variables onto less than 2N channels by forming a respective signal for each of the channels by combining inverted and/or non inverted forms of the variables, such that, each of the N variables is balanced across the channels, and, combination on any particular channel is not the polar opposite of a combination on any other channel.06-21-2012
20120119926Encoding and Decoding Information - Methods, systems, and apparatus, including computer programs encoded on a computer storage medium, for encoding and decoding information. In one aspect, methods of encoding information in an encoder include the actions of receiving a signal representing information using a collection of discrete digits, converting, by an encoder, the received signal into a time-based code, and outputting the time-based code. The time-based code is divided into time intervals. Each of the time intervals of the time-based code corresponds to a digit in the received signal. Each digit of a first state of the received signal is expressed as a event occurring at a first time within the corresponding time interval of the time-based code. Each digit of a second state of the received signal is expressed as a event occurring at a second time within the corresponding time intervals of the time-based code, the first time is distinguishable from the second time. All of the states of the digits in the received signal are represented by events in the time-based code.05-17-2012
20120313798Encoding and Decoding Information - Methods, systems, and apparatus, including computer programs encoded on a computer storage medium, for encoding and decoding information. In one aspect, methods of encoding information in an encoder include receiving a signal representing information using a collection of discrete digits, converting, by an encoder, the received signal into a time-based code, and outputting the time-based code. The time-based code is divided into time intervals. Each of the time intervals of the time-based code corresponds to a digit in the received signal. Each digit of a first state of the received signal is expressed as an event occurring at a first time within the corresponding time interval of the time-based code. Each digit of a second state of the received signal is expressed as an event occurring at a second time within the corresponding time intervals of the time-based code, the first time is distinguishable from the second time.12-13-2012
20120212355Encoding for Nuclear Medical Imaging Block Detectors - Signals generated by radiation sensors can be encoded to reduce the number of cables needed to transport information from a nuclear imaging apparatus to a processor for reconstruction. For example, signals from 16 radiation sensors can be encoded into three signals: T (top), L (left), and E (energy). This method of encoding signals can be capable of substantially reducing the number of signals, thereby reducing costs. In addition, reducing the number of signals could improve system timing performance by eliminating cable time-skew and facilitate the filter design by downgrading the circuit accuracy requirements such as group-delay error and filter signal skews.08-23-2012
20120161989Exponential line coding - Line coding, or data coding at the physical layer of transmission, storage and retrieval has typically been previously by a digital representation of the actual binary coded value of a positional data bit in a byte. Bits are constructed into bytes of eight bits, words are constructed of two bytes, and so forth. Each more significant bit positional location in a typical eight bit byte is of greater value by a factor of two. This method of data coding is pervasive throughout modern information technology related devices, equipment and processing systems. In one embodiment of the invention—at bit location following that of 206-28-2012
20120249345DATA PROCESSING DEVICE AND DATA PROCESSING METHOD - A data-processing device includes a plurality of data generation units, a plurality of bit change number calculation units, a bit change number comparison unit, a first data selection unit, and a bit-coupling unit. The data generation unit arranges input data to generate first conversion data based on each prescribed arranging method. The bit change number calculation unit compares values of respective bits in the first conversion data output at the n-th time and the (n+1)-th time by the corresponding data generation unit, and calculates a bit number based on the comparison result as a bit change number. The bit change number comparison unit compares values of the respective bit change numbers, selects the data generation unit, and outputs selection information. The first data selection unit outputs any one first conversion data selected based on the selection information as selection data. Then, the bit-coupling unit couples the selection information.10-04-2012
20120188106FORMATTING DATA - Data from different sources and having different formats is converted to a format useable by a device to which the data is to be sent. The conversion is performed based on configuration data and can be performed by an application server configured to provide a network application service to a user terminal associated with the entity.07-26-2012
20100328114DATA CONVERTING DEVICE, PROGRAM AND METHOD - A data conversion device is provided with a data converting means that sequentially converts first data into second data of the number of second bits, wherein an analog signal is quantized into the first data by the number of first bits, and the first and second data can be first and second maximum values, respectively. The data converting means is comprised of a first conversion means (steps 12-30-2010
20080297380SIGNAL DECODING APPARATUS AND SIGNAL DECODING METHOD - A signal decoding apparatus preventing substantial noise from being produced when transmission error occurs during decoding of scalable-coded information. In this signal decoding apparatus, a coded information operation section (12-04-2008
20080297379DETERMINATION OF COMPRESSION STATE INFORMATION FOR USE IN INTERACTIVE COMPRESSION - The invention is directed at a method and apparatus for determining compression state information which is to be used in the compression of data being transmitted between two communicating parties. The method of determining the compression state information for use in interactively compressing data comprises the steps parsing the data to determine a hierarchical data structure of the data; traversing a shared hierarchical node index to determine common compression state information entries between the hierarchical data structure and the hierarchical node index; and selecting at least one of the common compression state information entries for use in compressing the data.12-04-2008
20080224901Method and Apparatus for Signal Processing and Encoding and Decoding Method, and Apparatus Therefor - An apparatus for processing a signal and method thereof are disclosed. Data coding and entropy coding are performed with interconnection, and grouping is used to enhance coding efficiency. The present invention includes the steps of hierarchically extracting identification information indicating at least three or more data coding schemes. The identification information indicating two coding schemes having high frequencies of use for the identification information are extracted from different layers.09-18-2008
20130176150ENCODING DEVICE AND ENCODING METHOD - An encoding device enables the amount of processing operations to be significantly reduced while minimizing deterioration in the quality of an output signal. This encoding device (07-11-2013
20110234430COMPLEXITY-AWARE ENCODING - Techniques for encoding data based at least in part upon an awareness of the decoding complexity of the encoded data and the ability of a target decoder to decode the encoded data are disclosed. In some embodiments, a set of data is encoded based at least in part upon a state of a target decoder to which the encoded set of data is to be provided. In some embodiments, a set of data is encoded based at least in part upon the states of multiple decoders to which the encoded set of data is to be provided.09-29-2011
20130201040DECODING DEVICE AND DECODING METHOD - A decoding device includes an interface unit, a readout unit that reads out a file and recording medium management information from an external recording medium, a decoding unit that analyzes a read out file, a storage unit that stores file analysis information and recording medium management information, a determination unit that determines whether or not the recording medium management information pieces are the same when the external recording medium is connected to the interface unit, and a matching confirmation unit that, when the recording medium management information pieces are determined as being the same, determines whether or not the file contents match. When the determination results in a mismatch, the decoding unit generates new file analysis information and performs file decoding using the generated file analysis information, and when the determination results in a match, the decoding unit performs file decoding using the file analysis information in the storage unit.08-08-2013

Patent applications in class DIGITAL CODE TO DIGITAL CODE CONVERTERS

Patent applications in all subclasses DIGITAL CODE TO DIGITAL CODE CONVERTERS