Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


With feedback

Subclass of:

327 - Miscellaneous active electrical nonlinear devices, circuits, and systems

327100000 - SIGNAL CONVERTING, SHAPING, OR GENERATING

327141000 - Synchronizing

Patent class list (only not empty are listed)

Deeper subclasses:

Class / Patent application numberDescriptionNumber of patent applications / Date published
327156000 Phase lock loop 1033
Entries
DocumentTitleDate
20110204934SYSTEM, APPARATUS AND METHOD FOR CALIBRATING A DELAY ALONG A SIGNAL PATH - The present disclosure teaches a calibration system, a calibration apparatus and a method for calibrating a signal path and a method for calibrating a delay. The calibration system comprises an injector, a calibration signal generator, a correlator, a detector unit, a polygon former and a pattern classifier unit. The calibration system is adapted to calculate a fraction of a delay from a set of polygons. The delay is being accumulated along a signal path. The fraction of the delay is indicative of an accuracy of the delay at a fine sampling rate as if the delay was measured at the fine sampling rate being an integer multiple of the coarse sampling rate. The method for calibrating of the signal path uses a calibration signal sampled at a coarse sampling rate. Correlation techniques are used in order to detect a fraction of the delay from a set of polygons.08-25-2011
20090322388MULTI-PHASE CORRECTION CIRCUIT - A multi-phase correction circuit adjusts the phase relationship among multiple clock signals such that their rising edges are equidistant in time from one another.12-31-2009
20130082751CONTINUOUS SIGNAL GENERATOR - Disclosed herein is a continuous signal generator including: a synchronization circuit generating a synchronized clock signal; a signal source supplying a clock signal to the synchronization circuit; and a switch unit connected between the synchronization circuit and the signal source and selectively switched so as to allow the clock signal output from the signal source to be input to the synchronization circuit or feed back a clock signal output from the synchronization circuit to input the clock signal to the synchronization circuit.04-04-2013
20130076411CDR CIRCUIT - A CDR circuit includes a clock recovery circuit that generates, from an external clock, a first clock with which data of a received data signal is to be sampled and a second clock with which an edge of the received data signal is to be sampled and adjusts phases of the first clock and the second clock. The CDR circuit includes a phase detecting circuit that outputs a result of sampling of the received data signal with the first clock as a data sampling result and a result of sampling of the received data signal with the second clock as an edge sampling result. The CDR circuit includes a result comparing circuit that determines that a false lock condition has occurred and outputs a false lock condition detection signal if the edge sampling result matches with the data pattern.03-28-2013
20110043260INTEGRATED PULSE-CONTROL AND ENABLE LATCH CIRCUIT - The described embodiments provide a configurable clock circuit. The clock circuit includes a control and enable circuit and a clock distribution circuit. During operation, when a signal on an enable input to the control and enable circuit is asserted and the control and enable circuit is configured in a clock mode, the control and enable circuit generates an enable signal on a control output to enable a signal on a clock input to propagate through the clock distribution circuit to the clock output. Alternatively, when a signal on the enable input to the control and enable circuit is asserted and the control and enable circuit is configured in a pulse mode, the control and enable circuit generates a pulsed control signal on the control output to control a length of a pulse generated from the clock input on a clock output by the clock distribution circuit.02-24-2011
20110279155Slew rate PWM controlled charge pump for limited in-rush current switch driving - Circuits and methods to limit an in-rush current of a load circuit such as a processor are disclosed. A charge pump is used as driver for switches with pulse modulation width (PWM) control on the duty cycle of a clock. A clock generator generates a ramp signal with variable slope and a reference voltage. The slope of the ramp signal is dependent on the in-rush current of the switch. No dedicated slew rate driver or an external capacitor is required. The main building blocks are: a charge pump used as driver connected to single supply domain, one external (or internal) switch device, a single capacitive feedback between the switch device and the PWM control, and a PWM control comprising a fix frequency voltage triangular pulse generator with variable slope proportional to the in-rush current measurement.11-17-2011
20090167381Time Measurement of Periodic Signals - A system for measuring a time between a first periodic signal and a second periodic signal. The second signal has a frequency higher than a frequency of the first signal. According to one embodiment, the system includes an electronic circuit for determining an approximation of the time based on a period of the second signal and for determining an adjustment to the approximation based on the second signal and a third signal corresponding to the second signal and aligned with the first signal. The length of the adjustment is less than the period of the second signal.07-02-2009
20090179674Phase-combining circuit and timing signal generator circuit for carrying out a high-speed signal transmission - A phase-combining circuit for combining cyclic timing waveforms that have been phase-controlled by control signals based on three or more input signals of different phases, has a weight signal generating circuit and a weighting circuit. The weight signal generating circuit generates weights according to the control signals, and the weighting circuit gives the weights to the respective input signals, with a positive or negative polarity for each one signal.07-16-2009
20130120034Voltage Controlled Oscillator Calibration - A mobile communication device is provided that has a transceiver including a voltage controlled oscillator (VCO) and a calibration circuit for calibrating the VCO. The calibration circuit includes a logic block configured to estimate a calibration value for a tuning of the VCO to a desired frequency, and an asynchronous counter configured to execute a counting sequence to identify a frequency of the VCO after the tuning of the VCO using the calibration value, where the calibration circuit is configured to determine a tuned calibration value for producing the desired frequency from the counting sequence.05-16-2013
20110221488INTERFACE CIRCUIT WITH DAMPING RESISTOR CIRCUIT - A semiconductor integrated circuit is provided with: a variable resistor section, a variable delay section and a data fetch section. The variable resistor section provides damping for a data signal inputted thereto to thereby generate a damped data signal. The damping resistance of the damping is variable. The variable delay section gives a variable delay to a clock signal to thereby generate a delayed clock signal. The data fetch section fetches data from the damped data signal in synchronization with the delayed clock signal.09-15-2011
20120194232SEMICONDUCTOR INTEGRATED CIRCUIT - A semiconductor integrated circuit includes a pre-charge signal generator configured to pre-charge a plurality of oscillation signals to a certain voltage level in a pre-charge mode, wherein the pre-charge signal generator includes: a first storage unit for storing a first pre-charge oscillation signal in response to a reference oscillation signal, a feedback unit for feeding back a second pre-charge oscillation signal, a second storage unit for storing the second pre-charge oscillation signal corresponding to an output signal of the first storage unit in response to the reference oscillation signal, and a pre-charge signal output unit for outputting a pre-charge signal in response to the first pre-charge oscillation signal and the second pre-charge oscillation signal.08-02-2012
20100182056METHODS FOR CALIBRATING GATED OSCILLATOR AND OSCILLATOR CIRCUIT UTILIZING THE SAME - An oscillator circuit is provided. The oscillator circuit includes a gated oscillator and a calibration circuit. The gated oscillator is arranged to generate an oscillator signal according to a control signal, and receive a gating signal to align an edge of the oscillator signal with an edge of the gating signal. The calibration circuit coupled to the gated oscillator is arranged to receive a first clock signal and a second clock signal, detect an alignment operation of the gated oscillator according to the first clock signal and a second clock signal and generate the control signal according to the detected alignment operation.07-22-2010
20100182055DEVICE AND METHOD FOR DETECTING AND CORRECTING TIMING ERRORS - A device that includes an error detection circuit that is configured to detect a timing error resulting from a fast voltage drop by comparing a signal from a critical path to a signal from a replica path; and a clock signal provider that is adapted to receive a clock signal and to delay, by a fraction of the clock cycle and in response to a detection of the timing error, the clock signal to provide a delayed clock signal that is provided to a clocked circuit that is coupled to the critical path; and a controller that is configured determine a level of a supply voltage in response to a capability of the error detection circuit and the clock signal provider to manage fast voltage drops; wherein the supply voltage is provided to at least one component of the critical path.07-22-2010
20110057692DIGITAL CIRCUITS WITH ADAPTIVE RESISTANCE TO SINGLE EVENT UPSET - A digital circuit with adaptive resistance to single event upset. A novel transient filter is placed within the feedback loop of each latch in the digital circuit to reject pulses having a width less than T, where T is the longest anticipated duration of transients. The transient filter includes a first logic element having a controllable inertial delay and a second logic element coupled to an output of the first logic element. A first controller provides a control voltage VcR to each first logic element to control a rise time of the first logic element to be equal to T. A second controller provides a control voltage VcF to each first logic element to control a fall time of the first logic element to be equal to T.03-10-2011
20100321073OSCILLATOR AND PHASE SYNCHRONIZING CIRCUIT - When a direct-current voltage is applied from a power supply, a signal line generates a standing wave having the ¾ wavelength where a starting end of the signal line connected to the power supply is used as a node and a terminating end is used as an antinode. Strips are connected to a ground layer through switches, respectively. The switches switch connection and non-connection of the strips and the ground layer, under the control from a switch controller. By switching the connection and non-connection of the switches, the distance between the signal line and the ground layer is pseudo adjusted and the effective permittivity in a transmission line unit changes. Therefore, the frequency of the standing wave can be adjusted.12-23-2010
20120038399ELECTRONIC APPARATUS AND CONTROL METHOD OF THE SAME - According to one embodiment, an electronic apparatus non-masks a clock signal portion used for shift-outputting respective digital signals by first parallel/serial converting device and masks the remaining clock signal portion, in the clock signal supplied to the first and second parallel/serial converting devices, in a first mode. The apparatus non-masks the clock signal supplied to the first and second parallel/serial converting devices, in a second mode.02-16-2012
20110316594CHIP INTERFACE - In one aspect, an integrated circuit (IC) system includes a receiver IC configured to receive a first clock signal and includes a feedback circuit to provide a feedback signal to a driver IC. The system also includes the driver IC configured to receive a second clock signal and includes a phase selection circuit configured to provide a phase selection signal to the receiver IC based on the feedback signal. The phase selection signal controls the data received by the receiver IC by adjusting the first clock signal.12-29-2011
20110156772INTERFACE APPARATUS FOR SEMICONDUCTOR INTEGRATED CIRCUIT AND INTERFACING METHOD THEREOF - An interface apparatus for a semiconductor integrated circuit and an interfacing method thereof controls the VOX of differential signals to a target level in response to the differential signals being outputted by an output block. The interface apparatus for a semiconductor integrated circuit includes an output block configured to output differential signals output by an internal circuit a detector configured to detect a timing error of the differential signals; and a controller configured to control a timing of the differential signals output by the internal circuit according to a detection result of the detector.06-30-2011
20110080195AUTOMATIC FREQUENCY CONTROL CIRCUIT - The present invention realizes low power consumption at the time of an automatic frequency control circuit operation. An automatic frequency control circuit includes a mixing unit that generates a modulated signal from a reception signal according to a frequency of a local signal, a demodulation unit that demodulates the modulated signal supplied by the mixing unit, an error evaluation unit that generates a frequency error signal according to a duty of the demodulated signal supplied by the demodulation unit, a holding unit that holds a frequency setting of the local signal and updates the frequency setting according to the frequency error signal supplied by the error evaluation unit, and an oscillation unit that controls a frequency of the local signal according to the frequency setting supplied by the holding unit.04-07-2011
20120212265DELAY CELL FOR CLOCK SIGNALS - An integrated circuit for delaying a clock signal using a delay cell is described. The integrated circuit includes a current starved inverter. The current starved inverter includes a switched capacitor current source with a first dummy inverter, a first amplifier coupled to the first dummy inverter and a first capacitor coupled to the first amplifier via a first switch. The current starved inverter also includes a first transistor coupled to the current source. The integrated circuit also includes a second capacitor. A delay applied to the clock signal is dependent on a ratio between the first capacitor and the second capacitor. The first capacitor and the second capacitor may be located in proximity such that process, voltage and temperature variations affect the first capacitor and the second capacitor similarly and the delay applied to the clock signal is independent of process, voltage and temperature variations.08-23-2012
20120161828Clock Generating Circuit and Clock Generating Method - A clock generation circuit is provided, having a bandgap reference circuit, a frequency controlled resistor, a comparison circuit and a voltage controlled oscillator. The bandgap reference circuit generates a first voltage. The frequency controlled resistor is coupled to a first node to provide a second voltage. The comparison circuit generates a first current according to a difference between the first voltage and the second voltage. The voltage controlled oscillator outputs first, second and third output clocks according to a third voltage on a second node, wherein the third voltage is generated according to the first current, and the second and third output clocks are fed back to the frequency controlled resistor such that the frequency controlled resistor converts the first current into the second voltage according to the second and third output clocks.06-28-2012
20100176852SPREAD SPECTRUM CLOCK GENERATOR USING ARRIVAL LOCKED LOOP TECHNOLOGY - A new technique using arrival locked loop technology to produce a spread spectrum clock signal with random frequency modulation and with precise variable frequency spread is presented. The arrival locked loop includes three modules, the arrival comparator with a precise spread control, the loop filter and the VCO. An arrival locked loop is made unstable and oscillates at a certain frequency to produce a low frequency modulation signal on the final error correction output to spread the high frequency output signal from VCO in frequency. The period of frequency spread in each cycle of the low frequency modulation signal also increases by a small random amount of time cycle after cycle until the period of frequency spread becomes so long that cycle-slip is produced to the punctual signal at the input of arrival comparator to reset the period of frequency spread to a small amount.07-15-2010
20100327924WAVEFORM EQUALIZATION CIRCUIT AND WAVEFORM EQUALIZATION METHOD - A waveform equalization circuit includes: a decision feedback equalization unit that feeds back and equalizes an input signal; a clock phase adjustment unit that adjusts a clock phase of a signal equalized by the decision feedback equalization unit based on a signal determined with a prescribed potential as a threshold; and a duo-binary decoder that encodes, into a duo-binary signal, the signal determined with the prescribed potential as a threshold based on a clock adjusted by the clock phase adjustment unit from the signal equalized by the decision feedback equalization unit; wherein the equalized signal is generated by adding the duo-binary signal encoded by the duo-binary decoder to the input signal. A first post-tap of the input signal is equalized by the clock phase adjustment unit without feedback equalization by the decision feedback equalization unit. Second and subsequent post-taps of the input signal are fed back and equalized by the decision feedback equalization unit.12-30-2010
20120081157POWER-SUPPLY NOISE SUPPRESSION USING A FREQUENCY-LOCKED LOOP - An integrated circuit that includes a digitally controlled oscillator (DCO) that adjusts a clock frequency of a critical path of the integrated circuit based on the variations in a power-supply voltage of the DCO and the critical path is described. This DCO may be included in a feedback control loop that includes a frequency-locked loop (FLL), and which determines an average clock frequency of the critical path based on a reference frequency. Furthermore, the DCO may have a selectable delay characteristic that specifies a delay sensitivity of the DCO as a function of the power-supply voltage, thereby approximately matching a manufactured delay characteristic of the critical path. Additionally, for variations in the power-supply voltage having frequencies greater than a resonance frequency associated with a chip package of the integrated circuit, adjustments of the clock frequency may be proportional to the variations in the power-supply voltage and the selectable delay characteristic.04-05-2012
20120280728POWER SEMICONDUCTOR DEVICE HAVING PLURALITY OF SWITCHING ELEMENTS CONNECTED IN PARALLEL - A power semiconductor device includes first and second power semiconductor elements connected in parallel to each other and a drive control unit. The drive control unit turns on or off each of the first and second power semiconductor elements in response to an ON instruction and an OFF instruction repeatedly received from outside. Specifically, the drive control unit can switch between a case where the first and second power semiconductor elements are simultaneously turned on and a case where one of the first and second power semiconductor elements is turned on first and thereafter the other thereof is turned on, in response to the ON instruction. The drive control unit turns off one of the first and second power semiconductor elements first and thereafter turns off the other thereof, in response to the OFF instruction.11-08-2012
20130169326GATED VOLTAGE-CONTROLLED OSCILLATOR AND CLOCK AND DATA RECOVERY CIRCUIT - A gated voltage-controlled oscillator receives a gating signal and outputs an oscillating signal having a frequency corresponding to the gating signal. The gated voltage-controlled oscillator includes a delay unit, having a first terminal and a second terminal, and a multiplexer, having a first input terminal, a second input terminal, a select terminal and an output terminal. The first input terminal and the select terminal are coupled to the gating signal. The second input terminal is coupled to the first terminal of the delay unit. The output terminal outputs the oscillating signal and is coupled to the second terminal of the delay unit. The delay unit delays the oscillating signal and outputs the delayed oscillating signal into the second input terminal. The multiplexer outputs a signal of the first input terminal or the second input terminal according to the gating signal.07-04-2013
20130093476CLOCK DISTRIBUTION CIRCUIT - A clock distribution circuit is provided with a clock generation circuit configured to generate a clock signal, a clock distribution network in which the clock signal is distributed, and a sequential circuit configured to operate on the clock signal distributed through a branch point of the clock distribution network. The clock distribution circuit is further provided with a clock generation circuit configured to input as a feedback signal the clock signal that has branched from the branch point and to output the clock signal to the clock distribution network based on the inputted feedback signal and a reference clock signal. The branch point is provided at a clock driver near the clock generation circuit, among preceding stage clock drivers of the sequential circuit of the clock distribution network.04-18-2013
20110234269METHOD AND APPARATUS FOR QUANTIZATION NOISE REDUCTION IN FRACTIONAL-N PLLS - A first current source supplies a first charge amount responsive to a first pulse signal from the phase frequency detector and a second current source supplies a second charge amount according to a fixed value and a variable value. The variable value corresponds to a phase difference between a first feedback clock signal and a hypothesized feedback clock signal with reduced quantization noise. The first and second charge amounts are of opposite polarity. A single set of first and second current sources perform the functions of charge pump and noise reduction DAC.09-29-2011
20110291713SLAVE DEVICE, SYSTEM INCLUDING MASTER DEVICE AND SLAVE DEVICE, METHOD FOR OPERATING THE SAME, AND CHIP PACKAGE - A slave device communicating with a master device includes a transmission unit configured to transmit a signal to the master device through a communication channel, a calibration unit configured to measure a flight time of a calibration signal which is transmitted to the master device and fed back through a calibration channel coupled to the master device, and a transmission delay unit configured to delay the signal transmitted from an internal circuit of the slave device to the transmission unit by a delay value determined according to the measurement result of the calibration unit.12-01-2011

Patent applications in class With feedback

Patent applications in all subclasses With feedback