KOOL CHIP, INC. Patent applications |
Patent application number | Title | Published |
20150221350 | Memory Interface - A data path interface for transferring data to a memory device, comprising: programmable delay units (“PDUs”), wherein data is received by the interface according to a first clock signal and wherein the PDUs apply delays to the received data; and align blocks, wherein the align blocks select certain ones of the delayed data as a function of the first clock signal and a second clock signal, and wherein the selected certain ones of the delayed data are processed for transmission to the memory device according to the second clock signal. | 08-06-2015 |
20140317434 | Methods and Systems for Distributing Clock and Reset Signals - A distribution network, comprises: circuit blocks having counters, wherein the counters are synchronized relative to an input signal; drivers connected in a balanced tree for distributing the input signal synchronously to the circuit blocks; and drivers connected in an unbalanced tree for distributing a reset signal to the circuit blocks, wherein the input signal is distributed via the balanced tree as a function of the reset signal. | 10-23-2014 |
20140314190 | Methods and Systems for Clocking a Physical Layer Interface - A method for clocking a physical layer (“PHY”) and a controller of a computing device, comprises the steps of: generating a reference clock signal; synchronizing a plurality of clock signals as a function of the reference clock signal; and clocking the controller and the PHY using the plurality of synchronized clock signals. | 10-23-2014 |
20140312946 | Methods and Systems for Calibration of a Delay Locked Loop - A method for calibrating a delay locked loop (“DLL”) having a plurality of delay segments, comprises: determining segment delay values for the delay segments; calculating a full-cycle delay value for an input signal to the DLL; adjusting one or more of the segment delay values as a function of the full-cycle delay value to generate one or more adjusted delay values; and calculating weights for the delay segments as a function of the segment delay values, the full-cycle delay, and the one or more adjusted delay values, wherein the weights are used to calibrate the DLL. | 10-23-2014 |
20140312928 | High-Speed Current Steering Logic Output Buffer - A current steering logic buffer for generating an output clock signal, comprises: a buffer for receiving an input clock signal; a current source; switches controlled by the buffer, wherein the switches connect the current source to outputs for generating the output clock signal; and a feedback loop for controlling the current source as a function of the outputs and a reference voltage. | 10-23-2014 |
20140298075 | Serial-to-Parallel Converter - A method for converting serial data having a certain word size to parallel data, comprises the steps of: generating segments from the serial data using one or more serially-connected first stages, wherein the segments have a predetermined bit size; storing each of the segments into a selectively turned-on flip-flop of a final stage, wherein the final stage is serially connected to the first stages, wherein the final stage has a plurality of flip-flops and each of the flip-flops has a bit size equaling to the bit size of the segments; and outputting the stored segments in parallel from the final stage. | 10-02-2014 |
20130057321 | Voltage Mode Driver - A driver comprises, an input block for receiving one or more data signals and one or more control signals; a data control block for processing the data signals and the control signals to determine one or more modified control signals, wherein the modified control signal is determined as a function of one or more de-emphasis signals, one or more pre-emphasis signals, and the control signals; and a driver block for receiving the modified control signals and generating one or more output data signals. | 03-07-2013 |
20130009669 | Voltage Mode Driver - A differential mode driver for driving a differential signal, comprises, at least one unit cell, wherein each of the at least one unit cell comprises at least one resistor and at least one switch resistance and wherein the ratio of the resistances of the at least one resistor and the at least one switch resistance is greater than or equal to a predefined ratio. | 01-10-2013 |