Freescale Seminconductor, Inc. Patent applications |
Patent application number | Title | Published |
20160099240 | INTEGRATED ELECTROSTATIC DISCHARGE (ESD) CLAMPING - A method of fabricating a laterally diffused metal-oxide-semiconductor (LDMOS) transistor device having a bipolar transistor for electrostatic discharge (ESD) protection includes doping a substrate to form a body region of the LDMOS transistor device in the substrate, the body region having a first conductivity type, forming a doped isolating region of the LDMOS transistor device in the substrate, the doped isolating region having a second conductivity type and surrounding a device area of the LDMOS transistor device in which the body region is disposed, forming a base contact region of the bipolar transistor, the base contact region being disposed within the body region and having the first conductivity type, and doping the substrate to form an isolation contact region for the doped isolating region that defines a collector region of the bipolar transistor, to form source and drain regions of the LDMOS transistor device in the substrate, and to form an emitter region of the bipolar transistor within the body region. | 04-07-2016 |
20150206559 | REGISTER FILE MODULE AND METHOD THEREFOR - A register file module comprising at least one register array comprising a plurality of latch devices is described. The plurality of latch devices is arranged to individually provide memory bit-cells when the register file module is configured to operate in a first, functional operating mode, and at least one clock control component is arranged to receive a clock signal and to propagate the clock signal to the latch devices within the at least one register array. The register file module is configurable to operate in a second, scan mode in which the latch devices within the at least one register array are arranged into at least one scan chain. The at least one clock control component is arranged to propagate the clock signal to the latch devices within the at least one register array such that alternate latch devices within the at least one scan chain receive an inverted form of the clock signal. | 07-23-2015 |
20150060989 | Split Gate Nanocrystal Memory Integration - A process integration is disclosed for fabricating non-volatile memory (NVM) cells having spacer control gates ( | 03-05-2015 |
20150041875 | Nonvolatile Memory Bitcell With Inlaid High K Metal Select Gate - A process integration is disclosed for fabricating non-volatile memory (NVM) cells having recessed control gates ( | 02-12-2015 |
20110012650 | MICROCONTROLLER UNIT AND METHOD THEREFOR - A microcontroller unit comprises a reset controller operably coupled to a plurality of logic elements of the microcontroller unit. Low voltage detection logic is operably coupled to the reset controller and arranged to provide a plurality of low voltage interrupt signals to a number of respective logic elements of the microcontroller unit via the reset controller. A method of operating a microcontroller unit is also described. | 01-20-2011 |
20090243007 | SPIN-DEPENDENT TUNNELLING CELL AND METHOD OF FORMATION THEREOF - A Spin-Dependent Tunnelling cell comprises a first barrier layer of a first material and a second barrier layer of a second material sandwiched between a first ferromagnetic layer and a second ferromagnetic layer. The first and second barrier layers are formed to a combined thicknesses so that a Tunnelling Magnetoresistance versus voltage characteristic of the cell has a maximum at a non-zero bias voltage. | 10-01-2009 |