Inventors list |
Agents list |
Assignees list |
List by place |
Classification tree browser |
Top 100 Inventors |
Top 100 Agents |
Top 100 Assignees |
THOMAS, KAYDEN, HORSTEMEYER & RISLEY LLP
ATLANTA, GA US
1. 20090271019 SYSTEM AND METHOD OF DEMAND AND CAPACITY MANAGEMENT 10-29-20092. 20090166817 EXTREME LOW-K DIELECTRIC FILM SCHEME FOR ADVANCED INTERCONNECTS 07-02-2009
3. 20090160024 VERTICAL RESISTORS AND BAND-GAP VOLTAGE REFERENCE CIRCUITS 06-25-2009
4. 20090140383 METHOD OF CREATING SPIRAL INDUCTOR HAVING HIGH Q VALUE 06-04-2009
5. 20090124073 SEMICONDUCTOR DEVICE WITH BONDING PAD - method for forming a semiconductor device with a bonding pad is disclosed 05-14-2009
6. 20090101937 NOVEL METHOD FOR FOUR DIRECTION LOW CAPACITANCE ESD PROTECTION 04-23-2009
7. 20090039429 SOI MOSFET DEVICE WITH REDUCED POLYSILICON LOADING ON ACTIVE AREA 02-12-2009
8. 20080302559 Flexible and elastic dielectric integrated circuit 12-11-2008
9. 20080296570 SEMICONDUCTOR DEVICE 12-04-2008
10. 20080281536 SEMICONDUCTOR CP (CIRCUIT PROBE) TEST MANAGEMENT SYSTEM AND METHOD 11-13-2008
11. 20080277806 SEMICONDUCTOR WAFER WITH ASSISTING DICING STRUCTURE AND DICING METHOD THEREOF 11-13-2008
12. 20080277745 FIN FILLED EFFECT TRANSISTOR AND METHOD OF FORMING THE SAME 11-13-2008
13. 20080268602 METHOD OF FABRICATING SEMICONDUCTOR DEVICE 10-30-2008
14. 20080261410 METHOD FOR TREATING BASE OXIDE TO IMPROVE HIGH-K MATERIAL DEPOSITION 10-23-2008
15. 20080258227 STRAINED SPACER DESIGN FOR PROTECTING HIGH-K GATE DIELECTRIC 10-23-2008
16. 20080251889 SEMICONDUCTOR DEVICE 10-16-2008
17. 20080250182 SIP (SYSTEM IN PACKAGE) DESIGN SYSTEMS AND METHODS 10-09-2008
18. 20080246152 SEMICONDUCTOR DEVICE WITH BONDING PAD - semiconductor device with a bonding pad is provided 10-09-2008
19. 20080245479 ETCHING SYSTEM 10-09-2008
20. 20080242039 METHOD OF ENHANCING DOPANT ACTIVATION WITHOUT SUFFERING ADDITIONAL DOPANT DIFFUSION 10-02-2008
21. 20080237703 HIGH VOLTAGE SEMICONDUCTOR DEVICES AND METHODS FOR FABRICATING THE SAME 10-02-2008
22. 20080231393 STRUCTURE DESIGN FOR MINIMIZING ON-CHIP INTERCONNECT INDUCTANCE 09-25-2008
23. 20080229161 MEMORY PRODUCTS AND MANUFACTURING METHODS THEREOF 09-18-2008
24. 20080227260 METHOD FOR FABRICATING SEMICONDUCTOR DEVICE WITH THIN GATE SPACER 09-18-2008
25. 20080223724 APPARATUSES FOR ELECTROCHEMICAL DEPOSITION, CONDUCTIVE LAYER, AND FABRICATION METHODS THEREOF 09-18-2008
26. 20080209381 SHALLOW TRENCH ISOLATION DUMMY PATTERN AND LAYOUT METHOD USING THE SAME 08-28-2008
27. 20080197410 HIGH VOLTAGE DEVICE WITH LOW ON-RESISTANCE 08-21-2008